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Chapter 1.
Introduction
1.1. Wireless Communication with the 3rd Generation
Mobile Radio
With the initiation of the third generation mobile radio e.g. UMTS, additional wireless
applications like mobile data communication are possible, thanks to high data rates of
UMTS (up to 2 megabit per second) and a significantly improved spectral efficiency.
The UMTS standard is based on a new approach of multiple channel access called “wide
band code division multiple access”, briefly WCDMA, which offers less interference-prone
transmission and higher bandwidth efficiency. WCDMA is conceived in a way that several
users are able to make telephone calls or transfer data simultaneously over the same
mobile base station, whereas the transferred data of each user are clearly separated. The
information of each user is coded with an own unique “key” which is orthogonal to the
keys of other users. For other users with other key-codes, the signal is insignificant and
interpreted as “noise”.
In contrast to the predecessor standard GSM, the UMTS standard allows mobile and
wireless1 transmission of broadband signals, e.g. video and internet data. The UMTS
standard offers high voice quality, high data rates and high network capacity and thus,
accelerates the consolidation of the communication, information and mobile multimedia
technology. Despite the roll-out of the UMTS standard, GSM is still an important part
of the mobile communication and will remain for some years. UMTS mobile phones are
conceived in such a way that they also work in a GSM network (dual mode) and therefore,
data transfer is also guaranteed in the areas, where UMTS is not available yet. The
initiation of UMTS leads to the high demand on appropriate technical infrastructures for
data and signal processing as well as for the wireless signal-transfer. Beside UMTS mobile
phones, transceiver base stations which support the UMTS-standard are in demand.
1local, wireless data transmission with lower level of mobility is already well established with ”wireless
LAN”. The transfer rate here is up to 10 megabit per second. However, range of the base stations is
limited to 90 meter by constricted radiation power.
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1.2. Power Amplifiers for UMTS Mobile Base Stations
Similar to power amplifiers for other applications, high efficiency, high power gain and
high power density are desirable to reduce the number of amplifier stages and hence
the associated perturbations caused by noise and other parasitic effects as well as the
component size. Due to the code division multiple access of the UMTS-standard, signals
of several users are superimposed leading to a high peak-to-average power ratio (PAR
or crest factor ≈ 8 dB). Figure 1.1 shows an example of a UMTS signal in time and
frequency domain.
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Figure 1.1.: a) Signal envelope of a UMTS signal, b) Spectrum of the same signal.
Due to the high crest factor, power amplifiers in UMTS base stations are required to
provide high linearity in a wide dynamic range. Since there is a trade-off between the
linearity and the efficiency in a power amplifier, the stringent specification of the UMTS
operation lead to high design requirements of UMTS power amplifiers. For this reason,
the RF power amplifier is the most critical system component accounting for the major
cost of a mobile base station. The challenge of the power amplifier design for a UMTS
base station is the optimization for high linearity and high efficiency in a wide dynamic
range. A class A amplifier offers, on the one hand, high linearity for small signal oper-
ation, but on the other hand, is very inefficient. Hence, high efficiency amplifiers e.g.
class B, AB, E or F are normally used for base station application. However, since these
amplifier classes are highly nonlinear, additional linearizing components are required for
the operation in UMTS mode. Contrary to GSM, several signals are transferred simulta-
neously in the same frequency band, so that intermodulation products also exist in the
used band, which cannot be filtered out. Instead, linearizing techniques like digital pre-
distortion or feed-forward linearization [1, 2] are used to assure high linearity in the used
band of such amplifiers. Thermal treatment is also an important aspect, since the output
power and efficiency are strongly affected by the self-heating of the power amplifier.
Trends in the communication market in the last years have shown that the product
spectrum of mobile base stations has gradually extended with the initiation of novel mo-
bile communication standards. To reduce the production costs by keeping the product
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spectrum small, it is desirable to design base stations, which are able to operate in the
UMTS-frequency band (center frequency around 2 GHz) and also in the frequency bands
of other standards (e.g. GSM-1800 with the center frequency around 1.8 GHz). This
so-called multiband base station concept is also able to handle the variation of the used
frequency bands in different global regions. The flexibility of the operating frequency
offered by this amplifier concept also supports the network operators in case of standard
and frequency band migrations and enables short reaction time for newly-introduced
standards. One possible realization of the multistandard base station is the wideband
solution using a power amplifier and other system components, whose bandwidths are op-
timized to accommodate the frequency bands of all communication standards supported.
However, the matching networks of wideband amplifiers are optimized for the maximum
bandwidth at the cost of efficiency and component size. Moreover, cooling requirements
in such a wideband system are more critical than in a narrowband one. Another power
amplifier concept for the multistandard base station is a narrowband power amplifier
whose matching networks are reconfigurable for a flexible operating band selection. The
advantages of this concept compared to the wideband one are the compact size, less crit-
ical cooling requirements and high efficiency. First power amplifiers with reconfigurable
matching networks have been designed and prototyped [3, 4].
Specifications of a base station power amplifier are power gain, linearity, bandwidth,
operating temperature, efficiency, etc.. Based on the specifications and on design expe-
rience, selection criteria of a power transistor for the amplifier circuit can be derived.
In general, the selected transistors must be able to satisfy all requirements of the ap-
plication. Moreover, they should offer advantageous electrical and thermal properties to
minimize design requirements and production costs. Compared to a conventional power
amplifier, a reconfigurable power amplifier requires additional specific properties of the
power transistor to cope with the more stringent specifications at acceptable development
efforts. Since the reconfigurable amplifier is designed to support various frequency bands,
the power transistor must not contain internal frequency limitations e.g. prematching
or filters. Moreover, a single-stage topology is chosen to avoid the interstage match-
ing elements which also need to be reconfigured. For this reason, high power density
of the power transistor is necessary. For a good reconfigurability, the structures of the
matching networks must be kept simple. To achieve this, high output impedance of the
power transistor is demanded. High linearity of the power amplifier is another impor-
tant specification which can be satisfied using linearization techniques e.g. feed-forward
linearization or digital predistortion. As for the linearization, it is beneficial to use a
power transistor without the so-called memory effects (see 1.4), to avoid sophisticated
linearizing elements (more details in chapter 3).
1.3. GaN-based Transistors as Power Devices for Mobile
Base Stations
State-of-the-art device used for base station amplifiers is Si-LDMOS (Silicon-based Lateral
Double Diffuse Metal Oxide Semiconductor) field effect transistor due to its advantages
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e.g. high efficiency, high power density, and high thermal conductivity. Si-LDMOS has
been shown to be a mature technology choice also for UMTS base station amplifier [5].
Nevertheless, a Si-LDMOS transistor is not an appropriate power device for a multi-
standard, reconfigurable mobile base station. As described in section 1.2, specific device
properties are necessary for a reconfigurable amplifier. The output impedance of a LD-
MOS transistor is extremely small (about 2 Ω-10 Ω), so that prematching elements need
to be integrated into the device to simplify the external output matching network to the
50 Ω load. But then again, these prematching elements cause limitations in the frequency
range and thus inhibits a practicable reconfiguration of the output matching network.
Due to its small bandwidth, an LDMOS transistor is also not suitable for the wideband
concept of a multiband amplifier.
Alternative power devices are not only demanded for mobile base stations. With steadily
increasing power level and operating frequency of RF and microwave circuits in modern
wireless systems, today’s high frequency power devices–mostly based on Gallium Arsenide
(GaAs)–will soon come to their power limits. To still satisfy the requirements of future
wireless systems, plenty of research activities in the field of wide-bandgap semiconductor
materials are initiated. Indium phosphide (InP), Silicon carbide (SiC) and Gallium
Nitride (GaN) are compound semiconductors of this category with a great potential for
high frequency applications. Due to high power densities of GaN and SiC (about 10 times
as high as GaAs’s), these semiconductor materials are outstanding for power devices in
base station amplifiers. At a comparable power level and the frequency range of mobile
communication applications, the material cost of SiC is much higher than GaN’s. GaN-
based transistors are capable of operating in wide frequency and power ranges. Their
outstanding electrical and thermal properties have been demonstrated and reported in
the literature [6, 7, 8, 9, 10]. Beside a high power density, the thermal conductivity
of GaN is much higher than GaAs’s, so that operations at higher temperature- and
power-levels are possible with less cooling requirements. High power MMICs with GaN-
based transistors can be processed on low cost substrate materials e.g. Al2O3 or Silicon.
Another substrate material for GaN-based transistors is SiC which should be used only
for extremely high temperature and high power applications due to its high cost.
From the architectural point of view, the high output impedance of GaN-based transistors
allows a simple structure of the matching networks which is advantageous for the design
of a multiband reconfigurable power amplifier. Thanks to the high breakdown voltage of
GaN-based transistors, the use of a high supply voltage is possible. Consequently, high
output power can be achieved with high device output impedance. Thus, although GaAs-
based transistors are currently the dominating devices for high-frequency applications, it
is expected that they will be soon replaced by GaN-based transistors which will establish
to be the key devices for future wireless communication systems and other high frequency,
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1.4. Memory Effects of GaN-Based Transistors
For all their advantageous properties, GaN-based transistors are still in the development
stage compared to the mature GaAs-based transistors. Until the final maturity of GaN-
based transistors, further improvements concerning stability, reliability, durability, charge
career trapping and thermal management are necessary. In this work, charge carrier
trapping of GaN HEMTs (gallium nitride based high electron mobility transistors) which
can severely affect the device performance is focused on. Firstly, the dependency of the
drain current on the operating point due to charge carrier trapping leads to reduced
dynamic range and output power compared to the trap-free case. Secondly, charge traps
in the power device contribute to the memory effects of the amplifier since the device
behavior is dependent on its previous state. Memory effects of a power amplifier are
also caused by the self-heating of the power device (stored thermal energy) and external
circuit elements e.g. bias networks (stored electrical energy). Due to the different sources
of the memory effects, different time constants are observed. In a communication system,
memory effects can affect the performance of the power amplifiers by distorting the signal
envelope due to the slow current response.
The nonlinearity caused by the envelope distortion is referred to as dynamic nonlinearity,
whereas the nonlinearity caused by the intermodulation distortion near to the used band
is referred to as static nonlinearity. Concerning the spectrum, the dynamic nonlinearity
causes a bandwidth enlargement of up to factor seven compared to three in case of
static nonlinearity. For power transistors with memory effects and thus with a large
bandwidth enlargement factor, linearization with digital predistortion is complicated
due to the complex D/A converters, duplex filters and other circuit elements required
in RF path which have to support an extremely large bandwidth. For this reason, it
is advantageous to use a power transistor with marginal or ideally no charge carrier
trapping in UMTS amplifiers to minimize the memory effect on the device level. In
the literature, Si-LDMOS for mobile base stations show critical charge carrier trapping
effects with a bandwidth enlargement of factor seven, whereas devices based on wide-
bandgap semiconductor materials e.g. SiC or GaN show less charge carrier trapping
effects (bandwidth enlargement factor three) and thus have a great potential to be used
as power devices in modern base stations [11]. In this work noncommercial GaN HEMTs
processed for research purposes were investigated on the suitability for the use as power
devices in multiband reconfigurable base stations. Charge carrier trapping effects of
the devices were characterized and modeled to investigate their influence on the UMTS
system performance.
The existence of the charge carrier traps in a transistor can be verified with measurements
in both time and frequency domains. Compared to the periodic time at high operating
frequencies of RF applications, the charging and discharging processes of traps are slow.
By measuring the I-V characteristic of the transistor in static and pulsed modes with a
small pulse width (hundreds of nanoseconds to several microseconds), discrepancies of
the drain current are observed (see figure 1.2 a)). With these so-called current-collapse
measurements, the difference between the instantaneous drain current (measured directly
after the pulse) and the steady state current (measured after complete charging and
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discharging of all traps) can be determined. Moreover, by varying the quiescent point2
of the pulsed I-V measurements, the dependency of the drain current on the operating
point can be investigated. In case a transistor with charge carrier traps is switched from
one bias point to another and back, the measured current pulse in the time domain shows
rounded corners contrary to the ideal case with a trap-free transistor, where the form of
the current transient is rectangular (see figure 1.2 b)).
a) b)
Current Collapse Pulsed
DC
Ids
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Current transient
without trapping effects
Current transient
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Ids
Time
Figure 1.2.: Charge carrier trapping effects in an RF transistor (exemplary depiction,
not in a correct scale). a) Current collapse and b) Charging and discharging of traps.
1.5. Device Modeling Taking into Account Memory
Effects
Design of complex RF-circuits is unthinkable without the use of CAD (computer aided
design) tools. Using these computer programs, the behavior of the designed circuit
can be accurately simulated and the information about the circuit performances e.g.
power level, efficiency, linearity and other specifications can be obtained before the costly
production. By doing this, the development time and costs of the circuit can be greatly
reduced since less re-engineering steps are required. In order to simulate an active circuit
e.g. a power amplifier, behaviors of the active devices used in the circuit need to be
accurately described. For this purpose, numerous transistor models have been developed
and integrated in the CAD tools.
The device modeling strategy used in this work is published by the Chair of Electromag-
netic Theory, RWTH Aachen University [12, 13, 14]. For standard transistor modeling,
the I-V characteristics and the multibias S-parameters of the device are measured. From
the measured data, model parameters are then extracted. However, the standard model
is not capable of characterizing the device behavior under some electrical and thermal
conditions which can be similar to those of the real UMTS operation. The charge carrier
trapping and the self-heating, amongst others, are the effects which are not characterized
by the standard model. However, as described in 1.4, the charge carrier trapping can
2The bias point with the initial values of the pulsed bias voltages.
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severely affect the system performance e.g output power level and linearity which are
crucial in a UMTS base station. To characterize the effects not covered by the standard
model, further measurements in addition to the I-V characteristics and the S-parameters
are necessary. The description of the charge carrier trapping can be included into the
device model by extending the standard model with additional subcircuits whose para-
meters are extracted from the corresponding measurements.
From the technological point of view, the investigation of device-level memory effects is
important for the device optimization. Prior to their maturity, memory effects due to
charge carrier trapping of GaAs transistors have been measured and investigated. It has
been shown that doping and surface passivation can reduce charge carrier trapping of
these devices. Such knowledge and experiences from the investigation and the optimiza-
tion of GaAs transistors are beneficial for the development of novel power transistors. The
same measurement, characterization and optimization approaches can be also applied to
GaN transistors.
1.6. Objectives of This Work
Investigations in this work are parts of the ERGAN-project supported by the German
Federal Ministry of Education and Research (BMBF) in collaboration with Lucent Tech-
nologies Network Systems GmbH, Germany. The main objective of the project is the
suitability test of GaN HEMTs as RF power transistors for frequency agile mobile base
station systems. GaN HEMTs used for the investigation are processed by the Ferdinand-
Braun-Institut fu¨r Ho¨chstfrequenztechnik, Berlin. The dissertation focuses on the charac-
terization and the modeling of memory effects due to the charge carrier trapping in GaN
HEMTs. Different measurement methods proposed in the literature for the characteriza-
tion of the charge carrier trapping will be compared to define appropriate measurement
setups for the GaN HEMTs investigated in this work. From the measurement results,
model parameters characterizing the charge carrier trapping will be extracted and in-
tegrated into the device model. Scaling rules of these parameters regarding the device
size and the temperature will be determined. Then, the device model–extended with the
description of the charge carrier trapping–will be used for simulations with UMTS signals
to examine the influences of the device-level memory effects on the system performance.
Considering the simulation results, the suitability for the reconfigurable multiband ampli-
fier of the GaN HEMTs investigated in this work will be evaluated. The information from
the simulation results is also beneficial in case a further device optimization regarding
memory effects is necessary for the application of interest.
1.7. Outline
After the introduction, the specifications and the operating classes of a power amplifier
for a UMTS base station will be discussed and the power devices for communication
applications will be reviewed in chapter 2. In chapter 3, the reconfigurable concept of a
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power amplifier for a multiband, multistandard base station will be considered. The topic
of chapter 4 is the large signal device modeling for power amplifier design with sections
describing the design aspects, modeling steps and the modeling of additional effects. The
core of this dissertation is formed by chapter 5 and 6. In chapter 5, several measure-
ment methods for the characterization of charge carrier trapping will be compared and
adapted for the device investigated in this work. Then, measurement results at different
temperatures and light-conditions will be presented in order to find out their influences on
the time constants of the trap-charging and discharging processes. Chapter 6 addresses
the modeling of the device-level memory effects based on the measurement results from
chapter 5. Simulation results with the device-level memory effects will be shown and the
influences of the trapping effects on the system performance will be discussed.
Chapter 2.
Power Amplifiers for Mobile
Communication Applications
In wireless communication systems, data are transfered as signals via RF-front-ends and
antennas, which form air interfaces between the transmitter/receiver units (also referred
to as transceivers). RF-Power amplifiers (PAs) are one of the most critical components of
high frequency transceivers, since they consume the major fraction of power used by the
system. In a typical UMTS base station, about 47 % of the power consumption is caused
by the power amplifiers. The rest of the power is consumed by converter, filters, cooling,
signal processing and control elements. Moreover, PAs can distort the transmitted signal
due to their nonlinearities. Hence, PAs must be designed carefully to match the system
specifications like frequency range, output power, power gain, operating temperature,
supply voltages, etc., whereas the stability and reliability of operation must be also
assured. High performance PAs are expensive to build and typically account for 30% to
35% of the cost of a mobile base station. Figure 2.1 shows a block diagram of a UMTS
base station transceiver with a power amplifier in the transmission path.
Tx waveguide filter
Duplexer
To down−converter
From up−converter
RF switch
Power amplifier
RF switch
RF switch RF switch
Low noise amplifier
Antenna
Rx waveguide filter
2.11−2.17 GHz
1.92−1.98 GHz
Figure 2.1.: Block diagram of the UMTS base station transceiver.
PAs boosts up the amplitude of the input signal by converting the DC-power which is
provided from the outside via supply bias networks to RF-power. In an ideal case where
the efficiency of the conversion is 100%, the entire DC-power is completely converted to
RF-power. In practice, the highest possible efficiency–as far as the other specifications
are satisfied–is aimed for, since the overall system efficiency is mainly dependent on the
efficiency of the amplifier. In a mobile handset, the efficiency determines the operating
time of the battery whereas in a base station, the power dissipation and the provoked
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self-heating are inversely dependent on the efficiency. A mobile base transceiver station
(BTS) is desired to provide high output power for large area coverage. Consequently,
the number of base stations and the maintenance cost can be reduced. Moreover, high
linearity of the power amplifier is of great importance in a base station, since the signals
in communication systems must be amplified with as small distortion as possible.
2.1. Specifications of Power Amplifiers for Wireless,
Mobile Communication
To match the specifications of wireless communication systems, complex design method-
ology is required for an effective design of power amplifiers. Typical requirement specifi-
cations for a power amplifier are frequency bandwidth, transmission gain, output power
at 1 dB gain compression, power added efficiency (PAE), return loss, operating temper-
ature range and linearity. These requirements are important for the choice of technology
and active device used for the amplifier. In table 2.1, an example of a specification-set
of a power amplifier in a 3G mobile base station is given. The values of the parameters
are in accordance with the 3GPP/UMTS/FDD mode specifications. This PA uses a
widespread Si-LDMOS transistor for the amplification.
Gain (G) 20 dB
Ripple 0.5 dB to 1 dB
Bandwidth 60 MHz
Center Freq. 2.14 GHz
Power out +43 dBm (20 W)
S11, S22 -10 dB
Table 2.1.: An exemplary set of power amplifier specifications [15].
2.1.1. Operating Frequency and Bandwidth
The operating frequency and the bandwidth of the power amplifier are determined by the
frequency band of the considered communication standard. In other frequency bands,
the amplification must be suppressed to avoid interferences with other signals in the
adjacent bands. In general, a trade-off exists between the efficiency and the bandwidth
of an amplifier. The input and output-matching networks must be designed properly to
suppress the input and output reflection at the frequency of operation and to achieve the
required bandwidth.
2.1.2. Power Gain
In a two-port network (in this case a PA, see figure 2.2), the ratio of the power delivered
to the load (PL) to the network input power (Pin) is referred to as power gain. To provide
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the required gain, several amplifying stages are frequently needed. However, the number
of stages must be limited since parasitics, loss and noise generated in each stage can
affect the overall efficiency of the PA. Thus, high gain per stage is desirable. In some
case, e.g. for the sake of bandwidth or stability, the specified gain of a stage is lower than
the maximum obtainable gain. This can be achieved by choosing appropriate values of
the source and load reflection coefficients. The loci of ΓS and ΓL for a specified gain are
circles in a Smith chart referred to as constant gain circles. Details about matching an
amplifier for a specific gain can be found in the literature [16, 17].
source
(1-port)
load
(1-port)
a2
b2
aS
bS
a1
b1
al
bl
ΓS
ΓLΓin
Γout
Pin PL
Power
Amplifier
Figure 2.2.: A power amplifier as a two-port network connected to source and load (source
[18]).
2.1.3. Efficiency
The efficiency of an amplifier is a value which quantifies the portion of the supplied DC
power converted to RF power by the amplifier. The term drain efficiency (ηD) indicates
simply the ratio between the output power of an amplifier and the supplied DC power.
ηD =
Pout
PDC
(2.1)
Another efficiency denomination is the power added efficiency which indicates the con-
version efficiency of supplied DC-power (PDC) to the high frequency power added to the
input signal resulting in the output signal (see equation 2.2).
PAE =
Pout − Pin
PDC
= ηD ·
(
1− 1
G
)
(2.2)
Efficient conversion from DC to high frequency signal leads to low power dissipation and
low heating of the amplifier. In this case, the cooling system of the PA can be simple
which means that the amplifier can be small size and cost-efficient.
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2.1.4. Output Power
The output power of each amplifier stage is a function of the RF drain current and the
supply voltage. For PAs, the output of the transistor is matched to an optimum load
resistance to provide maximum available output power. In the DC characteristic of the
transistor device used in the PA, the load can be depicted as a load line. The RF voltage-
swing along this load line is limited by the knee voltage Vk and the breakdown voltage
Vbr. The drain current through the load is maximum (Ids = Idss ) at the bias point where
Vds = Vk . Voltage exceeding the breakdown voltage leads to a large drain current flow
and break down of the gate-drain diode (see figure 2.3 a)). The optimum load resistance
for the maximum power in a class A amplifier is determined by
ROpt =
Vbr − Vk
Idss
. (2.3)
ds
Vds
Vk
Vbr
Pout (dBm)
Pin
I
Gain (dB)
Power gain
Output power
1 dB compression
B
re
ak
do
w
n
Optimum loadline
dss
I
a) b)
Figure 2.3.: a) A typical DC characteristic of a transistor with the optimum loadline for
class A amplifiers; b) Output power and power gain of a PA as functions of the input
power.
Figure 2.3 b) shows a plot of the output power and the power gain of a PA. The output
power increases as the input power is raised until it comes to the saturation where the
power gain begins to drop. A PA is normally driven to the beginning of the saturation,
where the gain drops by 1 dB at the so-called 1dB-compression point and the efficiency
is maximum. A trade-off between gain and output power exists regarding the decision
on device size. On the one hand, the output power increases with increasing device size
due to the increased maximum drain current. On the other hand, the gain decreases
with increasing device size due to the following reasons. Firstly, parasitics, such as gate
to source capacitance, gate resistance and source inductance become larger. Secondly,
phase errors are not negligible in large devices, since the geometry of the active area is not
insignificantly small compared to the wavelength of the signal propagating through it.
Thirdly, in a large device with multiple gate fingers, the thermal impedance is higher than
in a device with only one finger due to the mutual heating between adjacent channels.
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2.1.5. Thermal Behavior
Due to the limited efficiency of a PA, the DC power supplied is partly converted to the RF
power. The rest dissipates as heat which causes the increase of the device temperature
above the ambient (self-heating). Since the active device parameters are temperature-
dependent, the self-heating causes gain and power drop. In addition, a large increase of
the device temperature compromises its reliability. Hence, thermal management of the
device is crucial, and must be carried out carefully.
In a FET, the channel is the source of the dissipated heat, which is emitted into the
device. In case of a multiple-gate device or in a case where devices are placed closely on
the chip, the dissipated heat can also cause mutual heating to the adjacent channels or
devices (see Figure 2.4). The thermal conductance of the substrate material is a function
of the local temperature. For this reason, 3D finite difference simulation is required to
model the device temperature. Since the substrate is very thin compared to the chip area,
heat is best removed from the back side where a heat sink can be attached. Examples of
thermal management solutions are the device separation, substrate thinning and integral
heat-sinks [19].
a) b)
ChannelChannel
Back faceBack face
Heat
penetration
Heat
penetration
Channel
Figure 2.4.: Thermal emission from the channels into the device due to the self-heating
in case of: a) a single gate device and b) a multiple gates device.
2.1.6. Linearity
The output signal of a network consisting of active devices e.g. diodes or transistors
is not a linear function of the input signal. If the input signal x(t) = A · cos(ω1t) with
ω1 = 2pif1 is presumed, the output of the nonlinear system can be modeled with
y(t) = a1 + a2x(t) + a3x
2(t) + a4x
3(t) + ... =
∑
n
anx
n−1(t); n = 1, 2, 3, ... (2.4)
From equation 2.4, it is obvious that terms with cos(nω1t); n>1 are produced by the
nonlinearity. These terms are referred to as the harmonics of the fundamental signal. If
the input signal comprises excitations of different frequencies (multitone), intermodula-
tion products are also produced. The intermodulation products arise at the additive and
subtractive combinations of the fundamental- and the harmonic frequencies. Figure 2.5
shows a spectrum with two fundamentals, their harmonics and intermodulation-products
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generated by the nonlinearity. The most critical intermodulation products regarding the
linearity are the third order ones at the frequencies 2f1 − f2 and 2f2 − f1 since they are
close to the used band and hence can cause interference to the adjacent bands. As an in-
dicator for nonlinearities, the difference between the amplitudes of the fundamentals and
the third order intermodulation products is defined as the third order intermodulation
distortion (IMD3).
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Figure 2.5.: Two tone signals at frequencies f1 and f2 with their harmonics and inter-
modulation products generated by the network nonlinearity.
The power of the 3rd order intermodulation products is proportional to the cube of the
input power whereas the output power of the fundamentals is linearly proportional to the
input power. Figure 2.6 a) depicts a typical plot of the PA output power as a function
of the input power in dBm scaling. The intercept point of the extrapolated fundamental
and the third order responses is called third order intercept point (IP3), which indicates
the tendency of the network to be nonlinear as the input power increases. In case of
a rectangular input spectrum with the center frequency f0 and the bandwidth BW, the
nonlinearities of the network generate “shoulders” referred to as spectral regrowth on both
sides of the used band (see figure 2.6 b)).
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Figure 2.6.: a) Third order intercept point; b) Spectral regrowth.
In a PA for a communication application, linearity is an important aspect, since the sys-
tem performance and efficiency are highly dependent on it. Nonlinearities can affect the
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performance of a PA in different ways. Firstly, the signal waveform should be amplified
linearly with as small distortion as possible to minimize signal errors and perturbations
which can have a large impact on the system performance. In the time domain, nonlin-
earities cause distortions of the signal-form, whereas in the frequency domain, spectral
regrowth caused by nonlinearities leads to interferences in the adjacent bands. In case
of spectral regrowth, safety margins between adjacent bands are required to avoid signal
interferences and hence the bandwidth capacity is reduced. Secondly, a power amplifier
must be designed to provide maximum power in the used frequency band, and the power
leakage to the harmonics should be minimized for maximum efficiency. Thirdly, nonlin-
earities can generate a DC component which modifies the DC bias point of the active
device (self-biasing). For these reasons, a complex design methodology is necessary to
satisfy the linearity requirements of a PA. As for efficiency, gain and output power level,
linearity doesn’t always go hand in hand with these requirements. Basically, a compro-
mise must be found between these requirements to satisfy all the system specifications.
Details about other PA specifications e.g. noise generated by the amplifier or stability
are described in the literature [16].
2.2. Amplifier Classification
A simple amplifier stage consists of a transistor, DC power supply circuits, input- and
output matching networks. Depending on the operating point and the load line in the DC
characteristic of the transistor, amplifiers can be classified. The different properties of an
amplifier concerning linearity, efficiency and design complexity are the basic criteria for
the choice of the operating class. Beside the classes A, B, AB and C where the transistor
is used as a controlled current source in an amplifier, high efficiency class E and class F
amplifiers use the transistors as a switch. In the following, the amplifier classes A, B,
AB, C, E and F will be briefly discussed [16, 20].
Class A
In a class A amplifier, the transistor is biased and driven in a way that the complete
swing of the output current is in the saturation region of the transistor (360° conduc-
tion angle, see figure 2.7). As a first small-signal approximation, the output current is
proportional to the input voltage with the proportionality constant gm referred to as the
transconductance. However, gm is not constant in a nonlinear large signal operation. A
class A amplifier features the highest linearity in comparison to other classes, but has
the drawback of low efficiency due to high power consumption. The reason for this is
the position of the operating point in the middle of the saturation region in the tran-
sistor’s I-V characteristic allowing DC current to flow during the entire operation. The
theoretical drain efficiency of an ideal class A amplifier is 50% where the feasible value is
about 30%–40%. Class A amplifier also has the maximum bandwidth compared to other
classes.
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Figure 2.7.: Amplifier classification regarding their operating points and loadlines.
Class B
The operating point of a class B amplifier is at the cut-off voltage of the transistor which
allows a half sinusoidal wave of output current if a full sinusoidal voltage is applied to the
input (conduction angle 180°). With the push-pull configuration using two transistors in
parallel, two half-waves can be amplified and combined to a full sinusoidal output. The
maximum efficiency of a class B amplifier is about 79%, where 40-50% is feasible at a
lower degree of linearity and smaller bandwidth compared to class A.
Class AB
The operating point of a class AB amplifier is a compromise between the class A and
the class B operating points. The conduction angle can vary between 180° and 360°
depending on whether linearity or efficiency is the dominant requirement. Consequently,
a class AB amplifier can provide an efficiency between 50% and 79% with the lowest and
the highest linearity, respectively. A class AB amplifier with a push-pull configuration
is commonly used to overcome the effect of the imperfect combination of the half-waves
in a class B push-pull amplifier called crossover distortion. The bandwidth of class AB
is larger than class B, but smaller than class A. Amplifiers of class AB are suitable for
mobile base stations where high efficiency and high linearity are desired.
Class C
In a class C amplifier, the transistor is only active for less than half a cycle (conduction
angle <180°), so that less power is dissipated and the efficiency is better than in class B.
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However, only a fraction of the peak output power is provided [21]. The bandwidth of
this class is inferior to class B. Moreover, a class C amplifier is highly nonlinear, so that
filtering is needed to eliminate the harmonics.
Class E
In a class E amplifier, the transistor is used as a switch. The operating point is the same
as in class B, but in class E, the transistor is loaded in such a way that either the output
voltage or the output current shows up at a moment. Thus, the power loss is theoretically
zero (or very small in reality) during the operation which leads to a high efficiency near
to 100%. To optimize the efficiency in a switched amplifier, the transition time of the
switch must be minimized with a proper load design. Linearization techniques can be
applied to reduce the nonlinearity. This amplifier class is suitable for mobile base station
applications due to high efficiency [22]. However, the bandwidth of this amplifier class is
very small compared to the classes A, B and AB.
Class F
Class F is another switched amplifier class. Class F amplifiers–also referred to as har-
monic controlled amplifiers–boost mainly the second and the third harmonics of the input
signal. For this purpose, the load must provide the switching transistor with high termi-
nation impedances at second and third harmonics. The edge of the nearly rectangular
output voltage waveform is sharper than a sinusoid so that the transition time is small
resulting in lower power loss in the transistor. Similar to class E, this amplifier class is
suitable for base station power amplifiers due to its high efficiency [23, 24].
2.3. High Frequency Power Transistors
A wide variety of RF power transistors are available for RF signal amplification and
generation. Each device type has advantages and drawbacks depending on the require-
ments of a specific operation. In general, the power level increases with increasing device
size and the output power level decreases with increasing frequency of operation. Power
transistors are offered in a packaged form, on a die or directly processed with other ele-
ments on the wafer. Transistor package may include internal prematching elements and
several dies connected in parallel. Packaged transistors are appropriate for applications
up to X band (7-12 GHz). For a higher frequency of operation, the dies can be wire
bonded directly on a circuit to avoid the parasitic effects of the package and thus can be
used up to 20 GHz. Circuits with mounted or wire bonded transistors are referred to as
hybrid circuits. For applications with higher operating frequency where the element size
is smaller, mounting and bonding of transistors become harder to control for optimum
yield, cost and reliability. For these applications, the concept of monolithic microwave
integrated circuit (MMIC), where transistors and passive elements are processed on the
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same substrate, is used to minimize the effects of stray fields and interconnects. MMICs
are used in RF, micro and millimeter wave applications from tens of MHz to few hundreds
of GHz. This technique also allows the integration of several functions e.g. amplification
and voltage conversion on one chip. A performance comparison of various power devices
based on Si and GaAs materials is shown in table 2.2.
Device type ⇒ Si-based technology GaAs-based technology
Properties ⇓ Si-BJT SiGe-HBT Si-LDMOS MESFET HEMT HBT
Power (<0.5 W) + + ++ ++ ++ ++
Power (>2 W) X X ++ ++ ++ ++
Power density ◦ ◦ + + + +
PAE ◦ ◦ + + ++ +
High frequency
capability
- - - + ++ +
Low noise
(2 GHz)
+ + ++ ++ ++ ++
Low noise
(10 GHz)
X ◦ X + ++ +
Rating: ++ Very good , + Good , ◦ Moderate, - Poor, X Not suitable
Table 2.2.: RF-Power devices based on widespread Si and GaAs technologies and their
performances [25].
In the following, various power transistors for power amplifiers will be discussed.
Bipolar Junction Transistors (BJTs)
The Si BJT is historically the first solid state RF power transistor device. Since a BJT is
a vertical device, the collector breakdown voltage and the power density are high. Si BJT
can operate with a supply voltage of 28 V and a frequency of 5 GHz. Si BJTs are mostly
used in high power (kW) pulsed applications such as radar. The positive temperature
coefficient of BJTs causes a current increase with increasing temperature and thus, can
lead to thermal instability e.g. thermal runaway.
Metal-Oxide-Semiconductor Field Effect Transistor (MOSFET)
The negative thermal conductivity of MOSFETs causes a current decrease with increasing
temperature, so that thermal runaway can not occur. Therefore, MOSFETs have higher
thermal stability than BJTs. Saturated MOSFETs can conduct in both directions which
is very useful in a switching-mode operation with reactive loads (class E). Due to the
relatively low electron mobility of Si, the transition time of a Si-based MOSFET is longer
than that of a III-V semiconductor device with a comparable gate width. However, VLSI
(very large scale integration) electronics constantly promotes the shrinking of MOSFET
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size to support increasing clock frequency in digital circuits. At the moment of this
work, submicron MOSFETs are capable of operating at lower GHz and are important
for consumer mass product in this frequency range (mobile phones; automotive; radar).
As a device with vertical current flow, a variation of MOSFET called VMOS can be used
through VHF and UHF and can deliver 1kW at HF and hundreds of watts at VHF.
Laterally Diffused MOS (LDMOS)
LDMOS is a variation of MOSFETs with increased breakdown voltage for high power
applications in the frequency range from 400 MHz to 3 GHz. Compared to BJTs, LDMOS
transistors generate less noise and have a higher gain. Due to the properties of LDMOS
e.g. high power efficiency, low thermal resistance, relatively high power density, moderate
supply voltage and high peak power capability (devices with 220 watt at 2 GHz are
commercially available) and particularly the low material cost, LDMOS is the dominating
technology for wireless infrastructure applications e.g. mobile base station PAs for many
communication standards including GSM and UMTS.
Metal Semiconductor Field Effect Transistor (MESFET)
Due to the relatively low electron mobility of silicon which limits the operating frequency
of Si-based devices, III-V compound semiconductor with superior electron mobility are
used for applications with higher frequencies of operation. Widespread devices based on
III-V devices are MESFETs1. In a MESFET, a Schottky (metal-semiconductor) junction
forms the gate of the transistor, where the control voltage is applied to. MESFETs
are normally-on devices requiring mostly negative operating gate voltage for amplifiers.
GaAs MESFETs are widely used for RF and microwave power generation. Drawbacks
of this device type are the relatively low breakdown voltage compared to MOSFETs and
the relatively low linearity due to dependency of the input and the output capacitances
on the bias voltages.
High Electron Mobility Transistor (HEMT)
The improvement of HEMT compared to MESFET is the separation of the doped layer
and the channel. In a GaAs-based HEMT, a heterojunction consisting of an n-doped
AlGaAs barrier layer, an undoped AlGaAs spacer and an undoped GaAs channel (for
GaAs-based HEMT) are added to the basic MESFET structure. A thin layer of free
electrons (two dimensional electron gas or 2DEG) is formed as a channel along the
interface between the AlGaAs and GaAs layers due to the bandgap-discontinuity and
the position of Fermi-energy (see Figure 2.8).
The separation of doped layer and the channel reduces greatly the scattering of electrons
during their transport which leads to the high electron mobility in the 2DEG. HEMTs
1However, the first commercial GaAs MOSFET devices have recently been reported [26].
20 Chapter 2. Power Amplifiers for Mobile Communication Applications
     
     
     
     
     
     
     







      
      
      
      
      
      
      
      








    
    
    
    
    
    






Vgate
−−
CE
−
−
FE F
= 0
E
n
+
Al
G
aA
s
2DEG
EV
M
et
al
 g
at
e
Un
do
pe
d 
G
aA
s
GateSource Drain
port (metal)
n −doped GaAs
n −AlGaAs
Undoped AlGaAsSpacer
Donor layer
Channel
Substrate
Undoped GaAs2DEG
+
+
Semi−insulating GaAs
a) b)
Notation: n+–doped=heavily n-doped
Figure 2.8.: a) Cross section of a GaAs/AlGaAs-based HEMT; b) Band diagram of a
GaAs/AlGaAs-based HEMT showing the 2DEG.
are used in a wide frequency range from several to hundreds of GHz due to the attractive
properties e.g. high frequency capability, low noise, high breakdown voltage, high power
densities and high gain. Another variation of HEMTs is the pseudomorphic HEMT
(pHEMT) with an additional InGaAs channel (in case of a GaAs-based HEMT). The
result is a higher sheet carrier concentration and a higher saturation velocity in the
channel which allows a higher frequency of operation. For the fabrication of HEMTs,
advanced epitaxial technologies such as molecular beam epitaxy (MBE) or metal organic
chemical vapor deposition (MOCVD) are used so that the their costs are relatively high.
Metal Oxide Semiconductor HFET (MOSHFET)
MOSHFETs combine the advantages of MOSFETs (insulated gate) with those of HEMTs
(2DEG, high electron mobility). In a MOSHFET a SiO2 layer is applied between the
gate and the heavily-doped layer to reduce gate leakage current [27]. Thus, power gain
and saturated output power are higher than in a normal HEMT. Moreover, linearity
and stability are also improved compared to a normal HEMT. MOSHFETs have a small
switching capacitance and can be used as RF-switches. With further improvements, this
novel device will be attractive for several power and switching applications.
Hetero Junction Bipolar Transistor (HBT)
A HBT is a BJT whose emitter and base are made of different semiconductors such as Al-
GaAs/GaAs. This provides HBTs additional degrees of freedom for device optimization.
Like in a normal BJT, the current flow in a HBT is vertical. However, the base of a HBT
can be doped heavily to reduce its resistance which leads to higher frequency capability.
Another reason for the increased cut-off frequency is the use of materials with higher
electron mobility than silicon. In comparison with a GaAs MESFET, an AlGaAs/GaAs
HBT has higher breakdown voltage. Moreover, AlGaAs/GaAs HBT processing requires
less demanding lithography than GaAs MESFETs, thus, HBTs can be fabricated at lower
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costs and with an improved lithographic yield. HBTs are widely used in mobile handsets
and also in MMIC circuits at frequencies up to X band.
2.4. Semiconductor Materials for High Frequency Power
Transistors
Semiconductor technology forms the basis of the modern information and communica-
tion society. Practical applications of semiconductor materials have been found in the
opto-electronics, power electronics, digital and analog circuits as well as in high fre-
quency applications. Examples of semiconductor devices are diodes, logic gates, storage
elements, power transistors for high frequency power amplification, etc. The choice of
semiconductor materials is based on the physical properties of the materials which have
to fulfill the requirements of the application e.g. operating temperature, frequency and
bandwidth. In this section, semiconductor materials for RF and microwave applications
will be discussed (see Table 2.3).
Material ⇒
Properties ⇓
Si GaAs InP SiC GaN
Bandgap
(eV)
1.1 1.4 1.3 3.2 3.4
Saturation Velocity
(cm/s)
1.0 · 107 2.1 · 107 2.3 · 107 2.0 · 107 2.7 · 107
Thermal Conductivity
(W/cmK)
1.3 0.46 0.7 4.9 1.7
Breakdown Field
(V/cm)
0.3 · 106 0.4 · 106 0.7 · 106 2.0 · 106 2.7 · 106
Electron Mobility
(cm2/Vs)
1350 8500 5400 800 1500
Table 2.3.: Semiconductor materials for RF and microwave applications [28].
Silicon (Si)
Silicon is the most widespread semiconductor material used to fabricate transistors in
integrated circuits (BJTs, MOSFETs). Due to the great availability of silicon, the cost of
this material is low. However, the operating frequency of Si-based transistors is limited
to few GHz, since the electron mobility in this material is relatively low. Silicon is
thus, not suitable for applications operating at frequencies in higher GHz range. Silicon
provides high quality oxide SiO2 for the processing of MOSFETs. Si-LDMOS-FETs
are the most frequently used devices for base station applications due to their low cost.
However, due to the limitations of Si regarding frequency range, power level, operating
22 Chapter 2. Power Amplifiers for Mobile Communication Applications
temperature, etc., Si-LDMOS-FETs are expected to be replaced by devices based on
other semiconductor materials for future base station applications.
Silicon Germanium (SiGe)
SiGe is an alloy of silicon and germanium and commonly used for producing HBTs. The
use of heterojunction can improve the maximum operating frequency and reduce the
base resistance which leads to higher gain compared to normal Si-BJTs. SiGe-HBTs
are produced on conventional Si wafers and thus allow the use of Si processing tool
sets. The cost of SiGe process is comparable to Si-CMOS process and lower than other
heterojunction technologies e.g. GaAs. However, the efficiency of SiGe HBTs is lower
than GaAs-HBTs. Another advantage of SiGe-devices is the integrability with CMOS
logic for mixed-signal circuits.
Gallium Arsenide (GaAs)
Gallium Arsenide is the state-of-the-art semiconductor material for the fabrication of
RF and microwave power transistors. With superior saturation velocity and electron
mobility compared to Si, GaAs allows a higher frequency of operation from X-band to
around 150 GHz. GaAs-based devices are considered as mature and very reliable for
high frequency applications. Experience and understanding about the device process-
ing are available to a great extent, so that the properties of these devices can be well
described with device models. These models can be used in CAD-tools, which can ac-
celerate the circuit development significantly. GaAs-transistors are available in several
variations e.g. GaAs-MESFET (200 W at 2 GHz), HEMT, pHEMT (40 W at 2 GHz) and
also AlGaAs/GaAs-HBT (mostly used in mobile phones and in MMICs with operating
frequencies up to X-band). Since the power level and the operating frequency of high
frequency circuits is steadily increasing, it is predictable, that RF power devices based
on GaAs will soon come to their performance limitations. To satisfy the requirements
of future RF and MW applications, numerous research programs have been initiated to
develop novel semiconductor materials with superior properties. The most promising
materials for high frequency, high power applications are silicon carbide (SiC) and Gal-
lium Nitride (GaN). These semiconductor materials belong to the so-called wide-bandgap
semiconductors, whose bandgap energy is relatively high (typically 3-6 eV).
Silicon Carbide (SiC)
The significant advantage of SiC is the high thermal conductivity. Thus, SiC-based
devices can be used in applications with high operating temperatures. Due to its high
temperature capability, SiC is also used as substrate for other semiconductor devices.
SiC-based devices and devices on SiC substrate are normally used in RF circuits based
on hybrid techniques but not in MMICs, since the material cost per mm2 of SiC wafer
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is relatively high compared to other materials. The most widespread SiC-based devices
are SiC-MESFETs.
Gallium Nitride (GaN)
In optoelectronics, GaN is a mature material for applications like blue laser diodes, high
brightness LEDs and sensors utilizing its direct bandgap. With its high electron mobility
and saturation velocity, GaN is also a proper material for high frequency applications.
The relatively high thermal conductivity of this material allows GaN-based power devices
to operate at high temperatures [6] and high power levels. Power densities of 12 W/mm2
and 8 W/mm2 have been reported for MOCVD and MBE grown GaN HEMTs, respec-
tively [7, 8]. The high power densities featured by GaN HEMTs (about ten times as high
as GaAs HEMTs) are due to two main reasons. First, the high sheet carrier density at
AlGaN/GaN interface (∼1x1013 electrons/cm2), about five times higher compared to Al-
GaAs/GaAs interface, leads to high current capability. Second, due to its wide bandgap,
GaN can endure internal electric fields about five times higher than Si or GaAs [9, 10]
allowing the use of high operating voltages. Therefore, additional loss in DC conversion
elements can be avoided. Moreover, GaN is very resistant against chemical and other
external influences. Beside applications in wireless communication systems, high power
and high temperature applications e.g. in automotive systems are also possible. On the
architectural level, GaN-based devices provide high output impedance, which simplifies
the matching to an external 50 Ω load. Widespread GaN-based power transistors are
GaN-MESFETs and GaN HEMTs with the heterostructure AlGaN-GaN forming the
2DEG. GaN-based devices can be processed on the low cost Si- or Al2O3-substrates for
hybrid circuits and MMICs. For extremely high power, high temperature applications,
SiC-substrates can be used. Figure 2.9 depicts the frequency and power ranges covered
by various semiconductors. Due to its advantageous physical properties, GaN can cover
large frequency and power ranges of RF and microwave applications and is expected to
be the key technology for future high frequency, high power applications.
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Figure 2.9.: Power and frequency range of semiconductor materials.
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2.5. Requirements of Power Amplifiers in
UMTS-Systems
In section 2.1, specifications of PAs for mobile communication were discussed. Depending
on the application, some specifications are crucial which have to be optimized whereas
other specifications are less critical. However, the requirements for modern communi-
cation standards become gradually more stringent. The increasing power level leads to
self-heating of the active device which can compromise the system performance and effi-
ciency. Thus, thermal management of the components becomes more critical. Moreover,
for better bandwidth efficiency and higher data rates, modern mobile communication
standards e.g. UMTS use modulation schemes with non constant envelopes, for example
QPSK (quadrature phase-shift keying) combined with multicarrier signals and orthogonal
frequency division multiplexing (OFDM) which leads to high peak-to-average power ratio
(PAR). With the WCDMA technique used in UMTS-standard, users are not only sepa-
rated by the frequency but also by the power level. For this purpose, it must be ensured
that the data transfer at peak power levels does not interfere with the transfer at a lower
power level. Therefore, the challenge of the base station PA design is to achieve high
efficiency at a high output power level and high linearity in a large dynamic range.
2.5.1. Power Transistors for UMTS Base Stations
Today’s mobile base stations use Si-LDMOSFETs as power devices in the PAs with an
efficiency of about 40% (class AB, at peak power). Si-LDMOS has been conceived to
match requirements of base station PAs featuring high gain, low noise and high break
down voltage. The capability of using a high supply voltage leads to high output power
level. With the introduction of novel mobile communication standards e.g. UMTS,
LDMOS has been improved for relatively high linearity and efficiency to match the
system requirements. However, the main arguments of using Si-LDMOS are the mature
Si-process as well as the good availability and low material cost of Si. An example of
LDMOS device performance is shown in Table 2.4.
Average output power 26 W Supply Voltage 28 V
Peak power 165 W (pulsed CW) IMD3 -36 dBc
Frequency range 2000-2200 MHz Efficiency 30 %
Gain 17 dB Rth 0.5 Kelvin/W
Table 2.4.: Typical device performance of a LDMOS for 2-carrier WCDMA application.
Operating condition: 10 MHz gap between the carriers; PAR=8.5 dB [29].
However, since the power level increases constantly and the requirements become more
stringent for future base station applications, it can be foreseen that Si-LDMOS tran-
sistors will come to their limitations regarding frequency range and power level. To
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overcome the limitations of Si-LDMOS devices, novel devices with wide-bandgap semi-
conductor technologies have been developed. In comparison to Si, the properties of GaN
and SiC allow device operation at higher frequencies due to their higher electron mobility
and saturation velocity. With the higher power density of SiC and GaN-based devices
compared to Si-LDMOS, the device size can be reduced for a specific output power.
The efficiency of SiC and GaN-based devices is also improved compared to Si-LDMOS
devices. In addition, the relatively high thermal conductivity of GaN and SiC leads to
less critical thermal management. With the increasing output power level, each base
station using GaN or SiC-based transistors can favorably cover a larger area, so that,
even with higher costs of GaN and SiC wafers (cost per mm2 of wafer area), the cost
per generated Watt of RF-power using SiC or GaN-based devices is lower than using
Si-LDMOS devices. Therefore, SiC- and GaN-based transistors are predestined to be
efficient, robust and extremely high power devices for power amplifiers in mobile- and
satellite communication applications [30].
2.5.2. Linearization Techniques
Due to the high peak-to-average power ratio of UMTS systems, noise and spectral re-
growth caused by intermodulations at peak power can exceedingly affect the data transfer
at lower power levels. Thus, high linearity in a wide power range is required. However,
linearity and power efficiency are conflicting requirements in PAs. A class A amplifier
provides the highest linearity but is very inefficient. Using class A amplifiers as base
station PAs would require large devices to achieve a high output power, of which a large
fraction is dissipated as heat. The consequence would be a high operating temperature,
great cooling efforts which lead to a large component size and high costs. Therefore,
for mobile base station applications, high efficiency classes e.g. class B, C, AB or E are
used in combination with linearization techniques which compensate the nonlinearities
of these classes. Table 2.5 shows some linearization techniques for modern base station
PAs.
In comparison to other techniques, digital predistortion offers higher efficiency and greater
flexibility at low cost and represents a mature linearization technique for 3G base station
PAs. Figure 2.10 shows the principle and a block diagram of adaptive digital predistor-
tion. With this technique, the signal is predistorted before it is applied to the PA. The
predistorter generates nonlinearities which operate in the opposite way to the nonlineari-
ties generated by the PA, so that the overall response at the PA-output is linear. Adaptive
digital predistortion requires a feedback loop from the output to detect the changes in
the response of the PA due to varying operating conditions and adjust the predistorter
properly to keep the output response linear. The correction factors computed using the
adaptation algorithm are stored in a look-up table (LUT) and are steadily updated to
minimize errors between the predistorter input and the PA output.
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Linearization
Techniques
Correction1
(dB)
Bandwidth2
(MHz)
Efficiency
(%)
Flexibility3 Cost
In-line
Predistortion
2 to 3 15 to 25 5 to 8 Low Very Low
Analog
Predistortion
3 to 5 15 to 25 5 to 8 Low Low
Cross-
Cancellation
15 to 2 10 to 20 10 to 12 Medium Medium
Feed-Forward 30 25 to 60 6 to 10 Medium High
Digital
Predistortion
15 to 20 15 to 20 12 to 14 High Medium
Notes:
1. Correction = Adjacent channel interference rejection
2. Bandwidth = Bandwidth over which it can carry out linearization
3. Flexibility = Ease with which it can be modified for different spectrum
Table 2.5.: Current technologies for nonlinear compensation of high efficiency PAs [31].
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Figure 2.10.: a) Principle and b) block diagram of digital predistortion technique for
linearization of PAs.
2.5.3. Techniques to Improve Average Efficiency
Even if a high efficiency amplifier class is used, the efficiency is normally optimized only
for the peak power. However, this power level is not present during the entire operation.
During the remaining time of operation, the PA is backed-off, so that the overall efficiency
is lower than the efficiency at the peak power. To mitigate the efficiency degradation, the
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signal envelope or peak power can be detected and the PA can be optimized dynamically
for the highest efficiency at the instantaneous power level (envelope follower and power
tracking PA). Further improvement can be achieved using Doherty configuration (see
figure 2.11) consisting of a main amplifier (normally class B) and an auxiliary amplifier
supplying power only during peak power requirements (class C). For this configuration,
proper phasing of the two outputs is necessary to combine the amplified signal correctly.
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Figure 2.11.: a) Block diagram of a Doherty amplifier; b) Efficiency improvement using
Doherty configuration [32].
2.6. Chapter 2 Conclusions
At the beginning of this chapter, basics of power amplifiers were discussed. Power am-
plifiers are the most power consuming element in mobile phones and base stations and
thus, the overall efficiency of the components is greatly dependent on the efficiency of
the power amplifiers. The specifications of power amplifiers for wireless communications
are: frequency of operation, bandwidth, power gain, output power level, power added
efficiency, linearity, low noise and stability. However, some of these specifications are con-
flicting. Amplifier classes providing high efficiency e.g. class B, C and switching classes
E and F are normally nonlinear, whereas high linearity amplifiers of class A are very
inefficient. Hence, high efficiency and high linearity cannot be achieved at the same time
using a straight-forward amplifier design. A compromise between efficiency and linearity
must be found to satisfy the requirements of the considered applications.
Based on the specifications e.g. frequency or power level, a choice of power devices for the
power amplifier can be made. silicon is a low cost semiconductor material which is widely
used in digital circuits. Miniaturisation of Si-based transistors enables an operation at a
frequency up to few GHz. Si-based BJTs, MOSFETs and SiGe-HBTs have found their
applications as power devices in low power communication systems e.g. mobile phones
and wireless terminals. For high power applications, Si-LDMOSFETs can be used. Si-
LDMOSFETs are conventional devices used for mobile base station amplifiers. However,
for applications operating at higher frequency and higher power level, Si-based transistors
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are no longer suitable. GaAs is a widespread material for RF and microwave applications
used to overcome the frequency constraints of silicon since the electron mobility in GaAs
is higher than in silicon. However, the power level of GaAs-based transistors is limited
while the power level of the RF and microwave applications increases. Numerous research
activities have been initiated in the field of wide bandgap semiconductor materials, which
can provide superior performance regarding high frequency, high power, high voltage and
high temperature capability.
For high power, high temperature applications, SiC can be used due to its high thermal
conductivity. However, the material cost of SiC is relatively high and the operating
frequency of SiC-based devices is limited to less than ten GHz due to the low electron
mobility in this material. The most promising wide-bandgap material is GaN which can
cover a frequency range from hundreds of MHz to about 100 GHz. Moreover, GaN also
provides a high breakdown field and high temperature capability. The power density of
GaN-based transistors is very high (10 times as high as in GaAs-transistors), thus the
number of gain stages in power amplifiers can be reduced which leads to lower loss and
higher efficiency of the entire amplifier. It can be foreseen that GaN will replace Si, GaAs
and other materials to become the key technology for future high frequency, high power
applications.
Considering novel wireless communication standards e.g. UMTS, the device requirements
of power amplifiers for these standards are more stringent. Novel standards offer higher
bandwidth efficiency for more users and higher transfer rates up to a few megabits per
second for transfer of voice and broadband data e.g. internet or video streaming. These
benefits of the novel standards are enabled by the combination of code devision multiple
access (CDMA), IQ-modulation scheme and the use of multicarrier signals which leads
to a non-constant signal envelope and a high peak-to-average power ratio of the signal.
For power amplifiers, this means that high linearity is required in a wide dynamic range
to minimize signal distortions and interferences between the users. In addition, the
efficiency requirements are also more stringent for novel standards due to the increased
power level compared to previous standards. Power dissipation leads to self-heating and
thereby to performance degradation of the amplifier. In case of high efficiency, the size
and the cost of a base station can be reduced due to the small power dissipation and less
cooling requirements.
To achieve high linearity at high efficiency, base station amplifiers use high efficiency
classes e.g class B, C, E or F in combination with linearization techniques e.g. feed-
forward concept or digital predistortion. In addition, the efficiency of the overall oper-
ation can be improved by also boosting the efficiency of back-off operation where the
power level is lower than the saturated power. Techniques to improve average efficiency
are power tracking, envelope elimination and restoration (EER) and the Doherty ampli-
fier concept.
Chapter 3.
Multiband, Multistandard Amplifiers
for Mobile Base Stations
Novel mobile communication standards offer new advantages and possibilities for the
service providers and the consumers. Beside traditional voice contents, transfer of broad-
band contents e.g. internet or video streaming is also possible. In terms of capacity, novel
standards feature improved bandwidth efficiency which is desirable since the number of
mobile phone users is increasing rapidly, whereas the bandwidth is a limited resource.
At the same time, the novel communication standards require appropriate infrastructure
facilities which are able to fulfill the new conditions of operation e.g. power levels or
frequencies of operation. However, well established, widespread standards (GSM, for
example) refuse to give up their existence easily, due to the large number of users and
the good network coverage. Since a standard cannot be displaced by another abruptly
without an overlap, several mobile communication standards exist at the same time. It
is desirable for the mobile phones to be able to operate with all the prevailing standards
in all local and geographic locations (multiband operation, world phone). In terms of in-
frastructure facilities, this means that various base stations are needed for all standards.
Hence, diverse base station variants are needed in order to serve the requirements, in
particular the different frequency bands of these standards (see Table 3.1).
Frequency Duplex Gap GSM,GPRS, CDMA, CDMA2000, UMTS,FDD,
(MHz) (MHz) EDGE,GERAN 3G1X,EVDO/DV TDD,HSDPA
450 2.4 X X
480 2.8 X X
850 20 X X X
900 10 X X
1800 20 X
1900 20 X X
2100 130 X X
2600 70 X X
X: Base station products needed
Table 3.1.: Frequency bands used with mobile communication (source [11]).
Moreover, considering the global situation of mobile communications, it is obvious that
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different standards exist in different geographic locations. Figure 3.1 shows the evolution
of mobile standards in North America, Europe and Japan. Due to the different require-
ments of mobile communication in these regions regarding to number of users, capacity,
area coverage, standardization and regulations of the frequency bands, even standards
based on the same technology e.g WCDMA may operate in different frequency bands
and/or at different power levels. This diversity of used frequency bands and power levels
in different geographic locations leads to a large variety of base stations, which causes
great development and maintenance efforts to the base station vendors.
GSM
3G
TACS
NMTS
AMPS
IS−54, IS−136
IS−95
PCS1900
PDC
Europe
North America
2G 3G1G
Capacity
Standardize
"Roaming"
"Lack of spectrum"
Japan
Capacity
"Lack of
spectrum"
Higher data rates
Global roaming
Higher data rates
Capacity
Higher data rates
Figure 3.1.: Evolution of mobile phone standards in different geographic locations (source
[33]).
The concept of multiband multistandard base station is based on the standardization of
base stations for diverse communication standards to reduce the number of base station
variants. To achieve this, general purpose base stations which are able to operate with
several standards are needed. On the one hand, the development of such base stations
is more challenging than that of singleband base stations. But on the other hand, this
additional efforts are more than justifiable considering the advantages that multiband
multistandard base stations can offer including:
 Flexibility of operating frequencies
 Ability to serve larger market →mass production, lower cost
 Simplified documentations
 Simplified quality management
 Unified test platform
 Simplified support, handling, maintenance and repair
 A single development effort compared to several development efforts in parallel
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 Short reaction time in terms of new introduced standards
In multiband, multistandard base stations, not only the digital and signal processing
components, but also the RF-front-ends including power amplifiers must be capable of
supporting several standards and frequency bands. There are two concepts of multiband,
multistandard power amplifiers, namely the wideband and the reconfigurable amplifier
concepts.
3.1. Wideband Amplifiers
Multiband, multistandard wideband amplifiers are designed in a way, that the bandwidth
of the amplifiers can cover the frequency bands of all supported standards (see Figure
3.2 a)). This concept features the highest flexibility, since all standards are supported
without the need of reconfiguration.
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Figure 3.2.: Band coverage of a) wideband and b) reconfigurable power amplifiers.
Wideband amplifiers are normally used as LNAs in the receiver chains of mobile phones
or multiband multistandard wireless terminals (GSM, WCDMA, WLAN, HYPERLAN).
In the transmitter chain, a wideband multistandard driver stage drives the PAs of all
standards in parallel. The flexibility regarding the operating frequencies and standards
of wideband amplifiers is the key issue of the software radio (SR) concept and the global
usability for terminals and handsets (mobile phones should work in any geographic loca-
tion, independent from the standards used).
A large amplifier bandwidth can commonly be achieved with several distributed gain
stages [34, 35]. This technique requires for each gain stage a matching section using area
consuming inductors and capacitors. Since this conventional technique consumes a large
chip area, other wideband concepts using dual-loop negative feedback and matched input
can be used [36].
Metal oxide semiconductor field effect transistors (MOSFETs) are the conventional power
devices in wideband amplifiers for multiband multistandard receivers and transceivers.
MOS-power devices are suitable for the frequency bands of interest (from hundreds of
MHz to lower GHz) and have the advantage of integrability with other digital function
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blocks based on CMOS process. Performance of wideband amplifiers using MOS power
devices have been demonstrated for different bands and communication standards in the
literature [37, 36, 38].
However, due to the area consuming PA-stages in parallel, wideband amplifiers are not
suitable for mobile base stations since the component size would be very large. Moreover,
the optimization of the matching networks for large bandwidth is carried out at the cost
of the power efficiency. Since the output power level of a base stations is high (over 100
Watt), thermal management would also be critical, since a large fraction of power would
dissipate and cause self-heating.
3.2. Reconfigurable Narrowband Amplifiers
For base station applications, efficiency is a crucial aspect. Since a wide band amplifier
is optimized for the large bandwidth and not for the efficiency, it is more advantageous
to use reconfigurable narrow band amplifiers whose band coverage can be reconfigured.
The bandwidth of a reconfigurable amplifier can cover only one frequency band of a
mobile standard at a time. However, the matching networks can be reconfigured, so that
the band coverage of the amplifier can skip from the currently used band to another
band for the operation with another standard (see figure 3.2 b)). With this concept,
the matching networks are not optimized for large bandwidth, but for high efficiency.
The improved efficiency compared to wideband amplifiers leads to smaller device size
needed, less critical thermal management and hence reduced cost. The reconfiguration
of base stations in this context is done remotely by software, not by manual tuning and
modification. Hence, costs of the on-site visits by technicians and the network downtime
during the reconfiguration can be reduced.
There are several levels of reconfiguration for base stations:
 Configuration on shipment: Regarding the used frequency band given by the
network operator, a base station is configured once. Later reconfiguration is not
possible.
 Reconfiguration by reboot: In order to reconfigure a base station, it needs to
be rebooted. After the rebooting process, the frequency band of the base station
is redefined. At this level, multiple reconfiguration is possible. However, rebooting
causes network downtime and therefore should be done at night, where traffic is low.
Reconfiguration by reboot is appropriate only for base stations which do not need
to be reconfigured frequently. The reconfiguration is proposed for the migration of
standards or bands of network operators.
 Reconfiguration on a per call basis: This level of reconfiguration provides the
highest dynamic. Reconfiguration is done without rebooting or switching on and
off, and hence without downtime. This degree of reconfiguration is already applied
to dual- and tri-band mobile phones which can serve several frequency bands, where
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the handover from one band to another is transparent to the user. Nevertheless,
considering the antenna coupling equipment in base stations, the reconfiguration
of these elements is very difficult at high power levels. For base stations, this kind
of reconfiguration requires a huge effort, which is likely not to be justified by the
advantages and thus, is only used for terminals [39].
The reconfiguration of base stations requires flexibility regarding the frequency band
of operation of the RF chain. For the power amplifier, this means that the matching
networks must be reconfigurable for flexible frequency band usage. An enabling techno-
logy for the frequency flexibility is the Micro-Electro-Mechanical System (MEMS), which
can be used as a voltage controlled switch or a varactor [39, 40]. RF-MEMS-switches
provide high isolation and low loss for nearly ideal switching. Used as a varactor, MEMS-
technology allows tuning in wide range of capacitance.
Figures 3.3 a) and b) show block diagrams of reconfigurable power amplifiers using RF-
MEMS switches and varactors, respectively. In such an amplifier, the transistor is con-
nected to 50-Ω-lines at the input- and the output sides. At different positions of the
50-Ω-lines, shunt capacitors grounded over MEMS-switches or MEMS-varactors are con-
nected. Reconfiguration of these matching networks is done by switching on and off
the parallel capacitances or tuning their values. Basically, the 50 Ω impedance can be
transformed to a lower one with capacitive loading of the 50-Ω-lines. Depending on the
combination of the capacitors activated at different positions on the 50-Ω-lines, various
input/output impedances can be matched to 50 Ω at a wide range of frequencies [4]. The
control units of the switch or the varactor is separated from the RF path.
a) b)
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Figure 3.3.: Block diagram of reconfigurable PAs using a) MEMS-switches and b) MEMS-
varactors (source [40]).
3.3. Choice of the Amplifier Class for Reconfigurable
Multistandard Base Stations
Due to the high peak to average power ratio of modern mobile communication standards
(3G, UMTS), power amplifiers in base stations must provide high linearity in a wide
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dynamic range (requirements in UMTS: ACPR=45 dB at 5 MHz bandwidth or 50 dB at
10 MHz bandwidth). Class A amplifiers provide the highest degree of linearity and the
largest bandwidth but the efficiency of this class is very poor. Thus this amplifier class is
not suitable for power amplifiers in base stations. To satisfy both efficiency and linearity
requirements, high efficiency classes AB, B, C, E or F can be used in combination with
linearization techniques e.g. digital predistortion. The performance of various amplifier
classes regarding efficiency, linearity and bandwidth is shown in Table 3.2.
Performance ⇒
Amplifier class ⇓ Efficiency Linearity Bandwidth
A - ++ ++
AB, B ◦ + +
C, F + - -
E ++ - - -
Rating: ++ Very good , + Good , ◦ Moderate, - Poor, - - Very poor
Table 3.2.: Trade-off between efficiency, linearity and bandwidth of amplifier classes [41].
Class B and C operating points are located at the device’s cut-off input voltage or below,
so that a large number of electrons can be trapped, which leads to dynamic nonlinear-
ities in addition to the static nonlinearities caused by intermodulation (more details in
chapter 6). For multimode reconfigurable PAs, the bandwidth enlargement caused by
the dynamic nonlinearities would require sophisticated linearization elements supporting
an extremely high bandwidth. In a critical case, the bandwidth enlargement causes even
interferences between up- and downlink in context of a frequency division duplex (FDD)
system.
Switch amplifier classes E, F are very efficient. However, due to their narrow bandwidth,
optimizations are required to satisfy bandwidth requirements of the wireless standards.
Moreover, the load of these classes are tuned for an optimum shape of the output voltage
and current using L and C elements which set frequency limitations to the amplifier.
In case of reconfigurable PAs, the harmonic terminations of the classes E and F must
also be reconfigured. This reduces the flexibility and may increase the complexity of the
circuit.
Class AB PAs whose operating point is near to class B operating point (Vgs near to the
pinch-off voltage) is thus a good candidate for the multimode reconfigurable PAs. Since
this application requires high efficiency, large bandwidth and high linearity, class AB is
the choice that provides a good compromise among the requirements and appropriate
flexibilities for a straightforward design.
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3.4. Choice of a Power Device for Reconfigurable
Multistandard Base Stations
The choice of a power transistor for an amplifier is based on the requirements of the
amplifier. Power amplifiers in reconfigurable base stations are required to support sev-
eral frequency bands. Thus, other requirements have to be specified in addition to the
frequency of operation, power level, noise, efficiency and temperature.
For reconfigurable base stations, following properties of the power transistors are re-
quired.:
 No internal frequency limitation e.g. prematching element or filter, since the am-
plifier should operate in several frequency ranges.
 Large operating bandwidth, that means the imaginary part of the output im-
pedance is much lower than the real part (XL ≪ RL).
 Simple structure of the matching network (e.g. one-stage matching) for good re-
configurability. This requires a high output impedance of the transistor.
 High power gain for a small number of amplifier stages, which have to be reconfig-
ured.
 High power densities for a reduced component size and small parasitics. This leads
to a small imaginary part of the output impedance compared to the real part and
thus to large bandwidth capability.
 Small or no memory effect for simple linearization.
The term “memory effect”means that the properties of the transistor depend on its past
(previous states). Memory effects cause distortion of the signal form in time domain
and bandwidth enlargement in frequency domain. In case of a memoryless transistor,
nonlinearities of the amplifier cause a spectral regrowth in the output signal due to in-
termodulation. This leads to the bandwidth enlargement in a convex form (see figure
3.4 b)), whose frequency-span is about three times as wide as the actual band. In case
of nonlinearities caused by the memory effects, the form of bandwidth enlargement is
concave which can span up to seven fold of the actual band (see figure 3.4 c)). For tran-
sistors with memory effects, both convex and concave forms of bandwidth enlargement
are observed (see figure 3.4 d)) [11].
Spectral regrowth can be minimized by linearization techniques. Digital predistortion is
an efficient and flexible linearization technique which is used in most modern mobile base
stations. This technique requires a feedback path from the amplifier output to generate
an appropriate predistortion of the input signal. The feedback signal is converted by
an analog-digital-converter and fed to the adaptation algorithm. The feedback path
including the analog-digital-converter has to support the enlarged bandwidth. In case
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Figure 3.4.: Spectral shape of amplified signals for the cases: a) linear amplification; b)
with memoryless nonlinearities only; c) with memory effects only; d) combination of b)
and c) (source [11]).
of nonlinearities with memory where the bandwidth can be enlarged by factor of seven,
the converter has to support an extremely large bandwidth. Such converters with high
sample rates are sophisticated and costly. Hence, power transistors should have small or
no memory effects to avoid this problem.
Considering the requirements of reconfigurable amplifiers, it is obvious that Si-LD-
MOSFETs, as the traditional power devices for mobile base stations, are not appropriate
for the multiband multistandard base stations anymore. The output impedance of a Si-
LDMOS is relatively low (2-5 Ω) which complicates the structure of matching networks.
To reach a reasonable power gain at the operating frequency of mobile communication
applications, a Si-LDMOS contains an internal prematching which is a frequency limi-
tation in terms of reconfiguration. Hence, this device is not suitable for reconfigurable
amplifiers in multiband multistandard base stations.
Performance ⇒ Gain at Power Output XL/RL- Multiband
Device type ⇓ 2 GHz density impedance Relation capable
Si-LDMOS 13 to 17 dB ≈ 0.5 W/mm Very low RL = 0.5 ∗XL No
Si-VMOS 9 to 11 dB ≈ 0.5 W/mm Low RL ≈ XL
with
restrictions
SiC-MESFET ≈ 13 dB >5 W/mm Moderate RL = 2 ∗XL Yes
GaN HEMT on Si
16 dB
expected
>5 W/mm Moderate RL ≈ 2.5 ∗XL Yes
GaN HEMT on SiC
or Sapphire
>20 dB
expected
>5 W/mm Moderate RL ≈ 2.5 ∗XL Yes
GaAs-MESFET ≈ 12 dB <1 W/mm Low RL ≈ XL
with
restrictions
GaAs-HBT ≈ 14 dB >7 W/mm Very high RL ≈ XL Yes
Table 3.3.: Power transistors and their properties in terms of reconfigurable amplifiers
(source [28]).
From table 3.3, it is obvious that power transistors based on wide-bandgap semiconductor
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(SiC-MESFET and GaN HEMT) materials have the highest potential for reconfigurable
amplifiers. These devices offer a high power density which allows small device size and
low parasitics for a specific power level. Due to their high output impedance, match-
ing networks can be straightforward (one-stage matching) and hence reconfiguration is
feasible.
The simplicity of the matching networks is not only desirable for a single frequency band,
but also for every frequency band that the base station supports. This presumes, that
the transistor used in the amplifier has a wide operation bandwidth, or, in other words,
high Q-value which means that the imaginary part of the output impedance is much
smaller than the real part (XL ≪ RL). Referred to table 3.3, this condition cannot be
satisfied by LDMOS transistors, whereas SiC-MESFETs and GaN HEMTs can offer the
highest Q-values of 2 to 2.5.
Moreover, high power gain of SiC-MESFETs and GaN HEMTs allows the use of a sin-
gle stage amplifier configuration. Hence, the amplifier requires no interstage matching,
which would also have to be reconfigured. Compared to other materials used for power
transistors, GaN has the highest breakdown field (see table 2.3 in chapter 2). This allows
the use of a high supply voltage to provide high output power for high output impedance.
Thus, this work will focus on the modeling of GaN HEMTs as the most promising
transistor devices for reconfigurable power amplifiers in multiband multistandard mobile
base stations.
3.5. Chapter 3 Conclusions
The trend of mobile communications has shown that the variety of mobile standards
is expanding with the introduction of new standards, whereas previous standards are
still widely used. Moreover, standards of the same generation may operate at different
frequency bands in various geographic locations due to different development processes
and local frequency regulations. As a consequence, base station vendors have to provide
a large variety of base station products, which requires extensive development efforts.
Therefore, base stations which can support different standards and frequency bands are
desirable. Although the design of multiband multistandard base stations is more sophis-
ticated than that of the single band variant, additional efforts are more than justified
compared to design and development efforts of specific base stations for each standard
and each frequency band of operation. Since multiband multistandard base station prod-
ucts can serve a larger market than single band base stations, the product spectrum can
be reduced. Consequently, mass production is possible which leads to lower costs per
unit.
Power amplifiers in multiband multistandard base stations must support various fre-
quency bands. There are two power amplifier concepts for the multiband multistandard
operation. The first one is the wideband amplifier whose bandwidth covers the operat-
ing frequencies of every standards supported by the base station. This concept is only
suitable for the receiver paths of terminals and handsets since wideband amplifiers are
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optimized for a large bandwidth at the cost of power efficiency. For base stations, low
efficiency would lead to high power dissipation and self-heating which in turn requires
sophisticated cooling management. An alternative solution uses several amplifiers, one
for each supported standard in parallel. Thus, efficiency can be optimized for each am-
plifier. However, this parallel construction requires large semiconductor area and thus,
is also not suitable for base stations.
The second variant of multiband multistandard power amplifiers is the reconfigurable
amplifier concept. The bandwidth of this amplifier covers only the selected frequency
band of the currently used standard at a time. In case the frequency band of operation
or the standard changes, reconfiguration can be performed remotely and software-wise
without visits of technicians on-site. The optimization of this amplifier is performed
for power efficiency and not for the bandwidth which leads to small component size
and simplified thermal management. Therefore, this reconfigurable amplifier concept is
suitable for mobile base stations. Reconfiguration can be done once on shipment or by
rebooting base stations remotely using dedicated software at low traffic time (at night).
For base stations, high efficiency classes of power amplifiers e.g. AB, B, C, E and F are
used in combination with linearization techniques e.g. digital predistortion to provide
high efficiency and high linearity. However, class B can be affected by the cross-over
distortion. Class C has a high efficiency, but the output power level of this class is very
low. The operating points of class B and C are also equal or less than the pinch-off
voltage, so that the charge carrier trapping effects are strong. Switching amplifier classes
E and F provide excellent efficiency. However, the output loads of these classes have to
be tuned for an optimal shape of the output voltage and current. The tuning elements
using L and C components can affect the capability of reconfiguration. Hence class AB is
a good candidate, which can provide high efficiency, acceptable linearity and appropriate
flexibility for reconfigurable amplifier design.
Considering the device properties demanded by reconfigurable power amplifiers, it is ob-
vious that LDMOS, the conventional power devices for base station power amplifiers,
are not suitable for multiband multistandard base stations. The output impedance of
LDMOS devices is relatively low, which leads to complicated output matching network.
In general, LDMOS devices are equipped with prematching elements inside the package
to simplify the external matching. However, these prematching elements cause a con-
straint regarding the frequency band of operation and prohibit the reconfiguration of the
frequency band. Moreover, the operating bandwidth of a LDMOS device is small since
the imaginary part of the output impedance is larger than the real part. Due to these
reasons, implementation of reconfigurable amplifiers using a LDMOS device is definitely
not possible.
Transistors based on wide-bandgap semiconductors e.g. SiC-MESFETs or GaN HEMTs
can overcome these limitations of LDMOSFETs. Compared to LDMOS devices, they
provide superior gain, power density, thermal conductance, efficiency and breakdown field
allowing small component size, small parasitics, low loss, high supply voltage and simple
thermal management. In terms of material cost, the cost per mm2 of a Si-wafer is much
lower than of a GaN or a SiC-wafer. However, SiC-MESFETs and GaN HEMTs offer a
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lower cost per watt of generated RF-power compared to Si-LDMOS. GaN HEMTs have
the highest potential to be power devices for future RF and microwave power applications
including mobile base transceiver stations. Hence, the modeling of GaN HEMTs for
reconfigurable power amplifiers in multiband multistandard base stations is focused on
in this work. In the next chapter, the large signal transistor modeling for power amplifier
design will be discussed.
Chapter 4.
Large Signal Transistor Modeling for
Power Amplifier Design
The main element of a power amplifier is the power transistor. Thus, in order to design
a power amplifier by using design software, electrical and thermal behavior of the power
transistor used in the circuit must be described accurately. Plenty of transistor models
have been developed and widely used in commercial design software for simulations of
both digital and analog circuits. Figure 4.1 depicts a typical development chart for
RF & MW circuits showing device modeling as an important step that allows reliable
simulations with CAD-tools. With an accurate prediction of the circuit performance
from the simulation, the number of re-engineering steps and the time-to-market can be
reduced leading to lower development cost.
(active and passive devices, substrate material, etc.)
Selection of the technology
(e.g. power, power gain, PAE, etc.)
Specs for the given application
Circuit design and simulation with CAD software
Prototyping and verifications
Manufacturing
Reengineering
Device modeling
Figure 4.1.: Development of a RF & MW circuits.
Power transistor vendors provide circuit designers with technical information of their
devices in data sheets. However, the description of device behavior in these documents
is valid only for limited electrical and thermal conditions. In general, I-V characteristic
and S-parameter sets of a few bias conditions are provided for the computer-aided circuit
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design. However, these data sets are only useful for design of small signal applications,
where the range of the active load line does not cover a large area in the I-V characteristic
and the operating point is identical or close to bias-points, for which the S-parameter
sets are available. In some cases, transistor vendors also offer models for their devices.
But also then, the validity of the models is limited since the model parameters are
extracted from measurements under specific conditions which mostly deviate from the
actual operating conditions.
Thus, for large signal power applications, it is necessary to measure and characterize
the transistor under realistic operating conditions and perform the model parameter
extraction from these measurement data. With this approach, the extracted model used
in a CAD-tool is capable of describing accurately the device behavior under realistic
operating conditions. Besides, device models with scaling capability allow simulations of
devices with difference geometrical dimensions based on the same foundry process. In
general, scaling rules are derived from measurement data sets of devices with different
sizes. However, for a better scaling at high frequencies or for large devices, where the
device size is not small compared to the wavelength, distributed effects between gate,
drain and source must be taken into account. This so-called distributed device modeling
approach describes differential active elements whereas coupling between these elements
is taken into account. With this approach, better model quality can be achieved for large
devices with a large number of gate, drain and source fingers [42].
4.1. Device Model Classification
Active device models are classified to physic-based, empirical analytic and table-based
models [43]. Physic-based models describe physical properties of a device where all de-
vice parameters have a physical meaning e.g. doping concentration or electric field. The
advantage of this modeling method is the accurate device description for any operating
range using extrapolation based on the physical behavior of the device. Since physical
models are very complex and require a long simulation time, this modeling approach is
not appropriate for the circuit design purpose. The other problem of this model type is
the availability of the physical material parameters, since the acquisition of such data
requires sophisticated device measurement systems. Mostly, this kind of model is used
to model devices of a small size in order to investigate the quality of a device process
for the development and improvement of device performance. An example of implement-
ing this model class is the MINIMOS device simulator developed by the Institute for
Microelectronics at Vienna University of Technology [44].
Empirical or analytical models are physically motivated models using some fitting
parameters which are not always directly related to the device physical properties. Ex-
trapolations can also be used with this modeling approach to describe device behavior
in the range, where no measurement data are available. Since some physical effects are
not taken into account compared to physical models, there are limitations regarding ex-
trapolation with empirical models. However, special measurements can be performed
to characterize these effects in case they are required under the operating conditions.
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Additional elements describing these effects are then integrated with the standard em-
pirical models. In general, an empirical model requires less device parameters and less
modeling efforts than a physical model. Moreover, due to lower complexity, shorter sim-
ulation time is required. Therefore, this kind of models is widely used for the circuit
design purpose. Since this model class is not able to describe the device behavior under
all conditions, model parameter extraction must be performed under the conditions of
operation, which means that the model is then tailored for a specific application. This
modeling approach allows also moderate device understanding though not on the same
level as physical modeling. Widespread analytical models for FETs and HEMTs are e.g.
Angelov FET-model [45], Materka-FET-model [46], Agilent’s EEFET and EEHEMT1
models [47].
Table-based models describe the response of a network upon the incoming signal in
form of current and voltage based on measured data. The continuity of the description
can be derived using spline interpolation between the measurement points. Instead of
using analytical equations, the intrinsic device is described by nonlinear conductances
and capacitances referred to as transconductances and transcapacitances. On the one
hand, this modeling approach presented by Root [48] offers the flexibility to describe the
device behavior in regions where physical or empirical models fail to fit the measurement
data due to fixed, predefined equations. On the other hand, understanding of the device
is limited with this kind of model at the boundaries of the I-V characteristic unlike the
case with physical or empirical models.
Empirical models are widely used for power applications due to extrapolation-capability
which is necessary for large signal operation whereas model complexity is small compared
to physical models. In this work, Agilent’s EEHEMT1 model, an empirical transistor
model, will be used for the device modeling of GaN HEMTs in the common source
topology. Thus, the controlling voltage here is the gate-source voltage Vgs, and the
output current is the drain-source current Ids which is dependent on Vgs and the output
supply voltage Vds.
4.2. Methodology of Model Parameter Generation
Figure 4.2 depicts the the device modeling philosophy used at the Chair of Electro-
magnetic Theory (ITHE), RWTH Aachen University as a block diagram. Starting from
measured two port multibias S-parameters, linear model parameters are extracted re-
sulting in bias-independent extrinsic parameters for all bias points and bias-dependent
intrinsic parameter sets for each bias point. In the second step, the intrinsic parameters
of the linear model are fitted by nonlinear functions representing the large signal model.
As a result, a set of large signal parameters is saved in a model file, which describes
the device under any bias conditions. The parameters derived from the second step are
used as start values for the direct optimization in the third step. Here, the nonlinear
equations are fitted directly with the measured data (I-V characteristics, S-parameters)
to improve the model quality, especially for a specific application with a specific load line
in the I-V characteristic. Finally, additional measurements can be made to extract model
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parameters describing additional effects e.g. conduction of the gate source diode, gate
drain breakdown and the dispersion of the output conductance. The extracted parame-
ters are then set manually in the model file to obtain an enhanced large signal model.
In this work, model parameters are extracted from the measured data using the software
MDLGRED of AC Microwave company [49].
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Figure 4.2.: Parameter extraction methodology.
4.3. Parameter Extraction for the Standard Model
4.3.1. Pulsed Multibias I-V and S-parameter Measurement
In order to obtain information about the output current of a device, its I-V characteristic
is measured. In principle, I-V characteristics can be measured by sweeping the gate- and
drain bias voltages using two voltage sources and measuring the drain current. However,
these measurements are not carried out under the actual operating condition of the ap-
plication. Since the current flows over a load, heat is generated proportional to the power
dissipation. As a consequence the increase of the lattice vibration obstructs the charge
flow and thus the current drops. To reduce the influence of this thermal effect from
the I-V characteristic, pulsed measurements can be performed by using pulsed gate- and
drain bias voltages instead of constantly applied DC voltages. Since the self-heating and
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the corresponding current drop are delayed processes each with a specific time constant,
the measurement is carried out with the pulse width tPW which is much smaller than the
self-heating time constant of the device. Moreover, the repeating time tRP of the pulse
should be much larger than tPW so that heat cannot add up. With this measurement con-
figuration, the device temperature can be considered constant during the measurement.
Therefore, this measurement approach is referred to as pulsed isothermal measurement.
The initial state of the pulses with Vgs = Vgsq, Vds = Vdsq is referred to as the quiescent
point. During a pulsed measurement, the device temperature is defined by the ambient
temperature and the power dissipation at the quiescent point. By setting the quiescent
point to the operating point of an application [50], the thermal conditions of the measure-
ment are comparable to the thermal conditions of operation. Self-heating is a well-known
process where the device behavior is dependent on the device status in the past referred to
as thermal memory effect. Beside the self-heating, charge carrier trapping–where charge
carriers are caught in various regions of the device and hindered from contributing to
the current in the channel–is another source of the “memory”. Since memory effects are
time delayed with relatively long time constants, pulsed measurements from the quiescent
point equal to the operating point represent the current under the operating condition
whereas standard DC measurements represent the current in the steady state, where time
exceeds time constants of all memories. Thus pulsed measurement data are appropriate
for the model parameter extraction, so that the model can describe the device behavior
correctly under the operating condition. Figure 4.3 shows I-V characteristics of a 1 mm
GaN HEMT measured using steady-state DC and pulsed bias voltages with the quiescent
point Vgsq = 0, Vdsq = 0. The current drop due to self-heating is obvious in the steady
state measurement especially in the region where Vds, Ids and thus the power dissipation
are high. The variation of the output current as a consequence of the charge carrier
trapping effects is referred to as current collapse, which will be discussed in more detail
in chapter 5.
 0
 0.2
 0.4
 0.6
 0.8
 1
 1.2
 1.4
 1.6
 0  5  10  15  20  25
Pulsed
Steady State
I d
s
(A
)
Vds (V)
Figure 4.3.: Pulsed and steady state measurements of I-V characteristic of a 1 mm GaN
HEMT on SiC substrate, Vgs was swept from -3.5V to 0V in 0.5V steps.
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For an RF signal whose frequency is much higher than the frequency corresponding to
the pulse width of a pulsed measurement, the I-V characteristic does not represent the
device behavior under a realistic operating condition. In order to acquire information
about the device performance at high frequencies, two-port S-parameters of the device
in a common source topology (or common emitter in case of BJTs) are measured for
all bias points in the I-V characteristic. This can be achieved by applying RF signals
with varied frequency to the device-ports. The measurement of S-parameters both in
magnitude and phase are performed by a vector network analyser.
A complete dataset for high frequency device characterization comprising pulsed I-V
characteristic and S-parameter can be measured with a so-called pulsed modeling system
consisting of RF and DC subsystems. Figure 4.4 depicts a block diagram of Agilent HP
85124A-E56 pulsed modeling system used at the Chair of Electromagnetic Theory of
RWTH Aachen University.
Figure 4.4.: Block diagram of Agilent HP 85124A-E56 measurement system (source [51]).
The DC-subsystem with pulse signal sources, digital multimeters and DC power supply
generates the pulsed voltages which bias the device under test (DUT) at input and
output sides and measures the resulting current using digital multimeters. For each bias
point (Vgsi and Vdsi), the bias voltages are mixed with the RF-stimulus generated by the
signal synthesizer in the RF subsystem. The network analyser measures the S-parameters
corresponding to each bias point over a defined frequency range. The reference planes
are at the ends of the probe tips connected to the input and output port of the device
under test. The RF signal and the bias voltages are supplied to the device over bias
networks, also referred to as bias-T elements, at both input and output side to prohibit
the interference between the RF and the pulsed bias signal sources. The path from the
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bias voltage source to the RF source is blocked by a capacitor whereas the path from the
RF to the bias voltage source is blocked by an inductance in the bias-T element. More
details about the measurement system can be found in the manual [51].
Figure 4.5 shows the principle of device characterization using a pulsed modeling system
with a HEMT as the device under test. First, the gate bias voltage Vgs is pulsed and
the steady state is reached after the time tvgsteady. Then, the drain bias voltage is pulsed.
To avoid the measurement error due to the overshoot at the beginning of a pulse, the
shortest possible time tidmin of drain current measurement is the sum of the steady state
time tvgsteady, t
id
steady of the gate voltage and the drain current.
tidmin = t
vg
steady + t
id
steady (4.1)
The time tidmin , the trigger delay ttrig and the time-slot t
RF
meas of the S-parameter measure-
ment determine the minimum pulse-width tPWmin for reliable measurements.
tPWmin = t
id
min + ttrig + t
RF
meas (4.2)
For the pulsed modeling system HP 85124A-E56 used at the ITHE, tidmin adds up to 1.5
µs and the minimum pulse-width tPWmin amounts to 2 µs. The measurement results are
saved in a file which contains information of every measured bias points comprising bias
voltages, input and output currents as well as S-parameters in the frequency range of
interest.
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Figure 4.5.: a) pulsed measurements setup of multibias S-parameter; b) pulse timing to
avoid measurement error due to overshoots.
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4.3.2. Multibias Optimization for the Linear Model
After the pulsed measurement with the quiescent bias-voltages set to the operating point
of the application has been performed, measured data saved in a file is used for the
model parameter extraction. In this first step, the device behavior at each bias point
in the measurement dataset is described separately. Since the measurement data of
several bias-points are involved, this modeling approach is referred to as small signal
multibias-modeling. Figure 4.6 depicts Agilent’s EEHEMT1 small signal model which
has proven to be a robust, accurate general purpose device model for HEMTs, especially
for mature GaAs HEMT technology. The model file consists of intrinsic and extrinsic pa-
rameters. Bias-independent extrinsic parameters describe parasitic elements of the port
interconnection structures including the pad capacitances Cpg, Cpd, the port metallisation
inductances Lg, Ld, Ls and the port ohmic resistances Rg, Rd, Rs. The bias-dependent
intrinsic parameters describe the active region under the gate with nonlinear channel ca-
pacitances Cgs and Cgd, the voltage-controlled current source with the transconductance
gm and transit time delay τ , the ohmic resistances Rgs and Rgd of the semiconductor
under the gate between the channel and source as well as the output capacitance Cds
and the resistance Rds.
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Figure 4.6.: Agilent’s EEHEMT1 small signal equivalent circuit.
First of all, the extrinsic parameters are determined globally for all bias points by nu-
merical optimization. The optimizer minimizes an error function that represents the
difference between the modeled S-parameters, as calculated from the circuit model, and
the measured S-parameters. After the extrinsic parameters have been determined, they
are de-embeded from the device. The intrinsics can be calculated by analytical calcula-
tions and by frequency averaging for each bias point from the measured S-parameters.
The result is a multibias linear model with associated tables of intrinsic parameters for
each bias-point. This model can be used for simulations of small signal applications where
the nonlinearity of the device is not significant [49]. For the measured bias points, the
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average error of the S-parameters and the output current is usually lower than 5% [14].
For other bias points, where no measurement data are available, interpolations of model
parameters are used for linear simulations. Examples of the fitting results are depicted in
figure 4.7 showing excellent agreements between measured (points) and simulated (solid
lines) S-parameters of four bias points.
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Figure 4.7.: Bias dependent fitting of S-parameters for model parameter extraction:
Fitting was performed for all bias points using MDLGRED. A selection of fitting results
for four bias points is shown here exemplarily. The parameters S21 and S12 are scaled to
fit in the unit circle of the polar plot.
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4.3.3. Extraction of Large Signal Model Parameters
In case of a large signal input, where strong nonlinearities occur, multibias linear model
is no longer an appropriate device description. Thus, in this second step (the first one
was described in 4.3.2) of the multibias modeling, intrinsic device parameter sets from
the linear model e.g gm, Cgs, Cgd and Cds are fitted with predefined bias-dependent non-
linear functions of a large signal model to extract large signal parameters which are able
to describe DC and high frequency behavior of the device under all bias conditions. Fig-
ure 4.8 shows a standard Agilent’s EEHEMT1 large signal model which was originally
conceived for mature GaAs HEMTs. The nonlinear equations of this model can be found
in the Appendix B.
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Figure 4.8.: Nonlinear equivalent-circuit of Agilent’s EEHEMT1 large signal model
(source [52]).
After nonlinear parameters have been extracted and saved in a model file, the model can
be used for both linear and nonlinear simulations. Moreover, nonlinear models can be
extrapolated to simulate the device behavior under bias conditions where no measurement
data are available. However, compared to the linear model, average errors of the large
signal model regarding S-parameters and drain current increase up to 30%-50% (see [14])
due to the fix, predefined equations.
4.3.4. Direct Optimization and Application Oriented Modeling
The large signal parameters can also be extracted using direct optimization of nonlinear
equations to fit with the measured data (see figure 4.9). This modeling approach can
provide a better model quality with less relative errors (< 20%, see [14]) than the nonlin-
ear multibias modeling presumed that reasonable start values of model parameters are
available. Thus, after the second step of the multibias modeling, the determined para-
meters can be used as start-values for direct optimization to improve the model quality
in the third step. In some case, the capability of describing the device behavior in all
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ranges of the characteristic is not required for a specific application. For improved model
quality for the region of the characteristic that accommodates the active load line of the
application, only the bias points of interest may be selected and taken into account for
the direct optimization. With this application oriented nonlinear modeling, the errors
can be reduced to less than 5% for the bias points of interest.
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Figure 4.9.: Direct optimization for parameter extraction of large signal model; Device:
GaN HEMT with 1 mm gate width; here: optimization of the I-V characteristic.
4.4. Model Parameter Extraction for Additional Effects.
As described in above, multibias S-parameters and DC data are used for the model
parameter extraction. However, these measured data are not able to provide informa-
tion about the device behavior under some operating conditions. Equations describing
output conductance dispersion, forward conduction of gate source diode and gate drain
breakdown are integrated with the model. However, to extract the model parameters de-
scribing these effects, additional measurement types are required, which will be discussed
in the following.
4.4.1. Modeling of Gate Source Diode
As the amplitude of the RF-input-signal increases, the device nonlinearities become more
noticeable. The main source of the large signal nonlinearities is the signal clipping in the
pinch-off region where Vgs has a large negative value and at the region of a high positive
Vgs value due to the forward conduction of the gate source diode. Under this condition,
large gate current flows and further increase of the drain current is not possible. If Vgs
is steadily increased, the device will be destroyed due to high gate current. This effect is
simply described by the diode characteristic equation
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Igs(Vgs) = IS · (exp
(
Vgs
N ·VT
)
− 1) (4.3)
which is also described by the standard EEHEMT1 model with the reverse saturation
current IS and the diode-ideality-factor N as model parameters. The voltage VT is de-
pendent on the temperature with VT = kT/qe. In order to extract these parameters, a
special measurement of the gate current Igs as a function of gate voltage is required. For
this purpose, the gate voltage Vgs is swept whereas the drain port is left floating. From
the measured diode characteristic, the parameters can be extracted. An example of a
gate source diode characteristic is depicted in figure 4.10.
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Figure 4.10.: Characteristic of the gate source diode of a GaN HEMT with 1 mm gate
width at the ambient temperature of 25 °C, extracted parameters: IS = 1.0577 · 10
−5A,
N = 6.638.
4.4.2. Dispersion of the Output Conductance at Low Frequency
From the measurements of I-V characteristics, it is obvious that the drain current mea-
sured with pulsed bias voltages differs from the one measured with DC bias voltages.
This difference is caused by various effects e.g. self-heating and trapping effects which
lead to the dispersion of the device output conductance. This can be confirmed with a
measurement of S22 in a low frequency range from hundreds of kHz to tens of MHz. The
so-called low frequency dispersion is observed in all GaN HEMTs investigated in this
work and also in mature GaAs-based HEMTs [53]. Figure 4.11 shows a Smith chart plot
of S22 measured with a network analyser for the frequency range from 300 kHz to 200
MHz, where a kink is observed at approx. 20 MHz. Considering the output impedance,
the kink of S22 shows that the impedance decreases with the increasing frequency.
To describe this dispersion effect, model equations of the drain current are separated
for the case of DC and RF signals which require separate sets of parameters. The
index “AC” of the parameters e.g. in GMMAXAC indicates that the parameters are
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S 22
300 kHz
200MHz
≈ 20MHz
Figure 4.11.: Measurement of S22 in the frequency range from 300 kHz to 200 MHz
showing the output conductance dispersion at approx. 20 MHz; Device: GaN HEMT
with 1 mm gate width; Bias point: Vgs = −1.8V, Vds = 9.6V.
designated for the description at high frequencies. The difference of drain current at DC
and high frequency is described by an additional current source IDB at the drain side
of the device, so that the drain current IACDS is equal to I
DC
DS + IDB at high frequencies.
The resistance RDB and the capacitance CBS are the parameters which define the corner
frequency fDispersion of the dispersion effect determined from the measurement of S22 in a
low frequency range as shown in figure 4.11, where IDB starts to contribute to the output
current. The corresponding equation is
fDisp =
1
2piCBSRBD
. (4.4)
With a fixed, large RBD value of 100 kΩ to minimize the influence of CBS on the output
capacitance, CBS can be determined from equation 4.4.
4.4.3. Gate Drain Breakdown
By increasing the drain voltage from zero, the drain current increases linearly if Vds is
low. After the saturation voltage has been reached, the drain current does not change
significantly since the channel is pinched off at the drain side due to the high field in
the gate drain region or even drops as a consequence of the self-heating. However, as
the drain source voltage is increased steadily, the electric field between gate and drain
becomes so large that the gate drain path breaks and the device is destroyed by the steep
current increase. In general, increasing the gap between gate and drain leads to a higher
breakdown voltage. The gate-drain breakdown process can be measured by setting the
gate voltage lower than the pinch-off voltage and increasing the drain voltage carefully
(see figure 4.12). The equations describing this effect can be found in appendix B with
the corresponding parameters KBK, VBR, NBR, IGD and IBR (see appendix A). For power
amplifiers, the breakdown voltage is the upper limit for the operating voltage.
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Figure 4.12.: Gate drain breakdown measurement at Vgs = −7V of a 1 mm GaN HEMT.
4.4.4. Thermal Effects
Since the efficiency of a device can not reach 100% in the reality, the device dissipates
power in form of heat. The temperature increase can cause current degradation as ob-
served in figure 4.3. The I-V characteristic measured with DC bias voltages in continuous
mode shows a current drop in the saturation region of the characteristic in contrast to
a measurement in pulsed mode. This effect is usually significant at a high current and
a high drain supply voltage. In this region, power dissipation is high (P = I ·V) which
leads to a high temperature increase due to self-heating. Alteration of the device channel
temperature due to the change of the power dissipation is a time delayed process which
can be described in an averaged fashion with the equivalent electric circuit shown in
figure 4.13.
Ith Rth Cth Vth
Figure 4.13.: Equivalent circuit for the description of self-heating effect.
The thermal current source Ith and the thermal voltage Vth have no electrical meaning but
represent the power dissipation and the difference between the change of the temperature
respectively. Similarly, the thermal resistance Rth and the thermal capacitance Cth form
the thermal time constant τth of the self-heating with
τth = Rth ·Cth. (4.5)
After the temperature-difference has been determined, the large signal parameters are
modified to add temperature-dependency. The temperature-dependent model parame-
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ters and quantities are Vgo, Vco, Vto, gm, DELTGM, VtoAC, gmAC, DELTGMAC and IDSOC
(see appendix A). Additional parameters for the description of the self-heating can be ex-
tracted e.g. from the isothermal pulsed measurements (I-V characteristic, S-parameters)
at different ambient temperatures which are set and regulated by the thermal chuck on
which the device is placed during the measurement. Details about this topic can be found
in the literature [54, 55, 56].
4.4.5. Charge Carrier Trapping
Beside the effects mentioned above, charge carrier trapping can also have a large impact
on the system performance, but is not described by standard EEHEMT1 model equations.
Typical consequences of charge carrier trapping effects are current lags in low frequency
region, current degradation compared to the current measured under a trap-free condition
and additional nonlinearities due to the trap related memory effects. The measurement
and characterization of this effect will be discussed in detail in chapter 5.
4.5. Chapter 4 Conclusions
At the beginning of this chapter, different classes of device models were discussed. For the
device characterization in this work, Agilent’s EEHEMT1 model–an empirical/analytical
model–is chosen due to the relatively short simulation time and the extrapolation capa-
bility. The modeling strategy used at the ITHE consisting of three steps was discussed.
After the first step–the small signal modeling–the average error of the small signal model
is approx. 5%. The second step optimizes model parameters to fit multibias linear mod-
els and achieve a global large signal model. The average error after this step can reach
50%-70%. In the third step, the global large signal model can be refitted using the results
of the second step as start values. Average errors can be reduced to a value of less than
30% after this step. However the device behavior under bias and thermal conditions
other than the conditions of the measurement can not be characterized by the standard
large signal model. Thus, measurements in addition to the I-V characteristic and the
S-paramaeters have been performed for the characterization of the additional effects e.g.
the conduction of the gate source diode, the dispersion of the output conductance at low
frequencies, gate drain breakdown, thermal effects and charge carrier trapping. In the
next chapter, the characterization of the charge carrier trapping which is the main part
of the dissertation will be focused on.
Chapter 5.
Characterization of Memory Effects
due to Trapping
The main part of the dissertation begins with this chapter. In the last chapter, the
parameter extraction process of a nonlinear device model was discussed. The final mod-
eling step is the measurement of additional effects e.g. conduction of the gate diode, low
frequency dispersion of the output conductance and breakdown of the gate drain path
to determine model parameters describing these effects. Then, these parameters can be
set manually in the large signal model. The reason for this modeling approach is that
certain effects are only visible under specific thermal and bias conditions. Considering
Agilent’s EEHEMT1 large signal model, the description of the gate source diode, the
low frequency dispersion and the gate drain breakdown are provided. However, charge
trap-related memory effects are not described by this model. The measurement and
the characterization of these effects will be discussed in this chapter. Another reason of
the device-level memory effects is the device’s self-heating due to the power dissipation
which is not part of this dissertation. Details about the characterization of the thermal
effects due to the self-heating can be found in the documentations of the ERGAN project
[57, 58, 59].
Charge carrier trapping is caused by the deep level states in the forbidden band between
the valence and conduction bands. This effect was observed during the development of
GaAs-based devices in forms of a reduced dynamic range at high frequencies and a delayed
current response which degrades the device’s performance. For wide-bandgap devices
based on SiC or GaN, the charge carrier trapping effect is one of the most important
challenges for the maturity of such devices. The current drop at high frequencies can limit
the RF power capability of the devices, whereas the delayed response can complicate or
prohibit the use of these devices in communication applications with complex modulation
schemes and frequency division duplexing. In this chapter, measurement methodology
for the investigation of the trapping effects and additional model elements describing
these effects are discussed.
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5.1. Measurements for the Determination of Trapping
Effects
Numerous investigations described in the literature [60, 61, 62, 63, 64] show delay of
the device’s current response due to charge-trapping processes. The amount of trapped
charge depends on the voltages supplied to gate- and drain ports. Thus, changes of
these voltages lead to changes of the charge trapping condition. If a high frequency
signal is fed to the input port, charging and discharging of traps, cannot be completed in
the short span of time. Consequently, the device’s charge trapping condition is similar
to the condition at the quiescent point. In case of an extremely low frequency signal,
the periodic time is long enough for the complete trap-charging or discharging processes
and the device operates under the steady-state trapping condition. For signals with
intermediate frequencies, the output response is distorted by the charging/discharging
of the traps compared to the input. The delayed drain current response to an abrupt
change of the gate voltage while the drain voltage is constant is referred to as gate lag
effect, whereas the delay observed in case of a constant gate voltage and an abruptly
changed drain voltage is referred to as drain lag effect.
Considering the I-V characteristic of a device with traps, the drain currents measured
in pulsed and DC mode are different. One reason is the low frequency dispersion of the
output impedance as described in section 4.4.2. The other reason is the delayed current
response due to gate- and drain lag effects described in last paragraph. If the pulse width
for the pulsed measurement is significantly smaller than the time constant of these effects,
the measured current is an instantaneous value which is dependent on the quiescent point,
whereas in DC-mode the measured current is the steady state one, after the capture or
emission is completed. The difference between the drain currents measured in pulsed and
DC-mode as well as the current-difference due to different quiescent points are referred
to as current collapse. Beside the quiescent point, trapping effects are dependent on the
device’s temperature and also on the lighting condition [64, 65]. The thermal and the
photon energy are known to support the trapped charge to overcome the energy barrier
between the traps and the conduction band, so that the time constant of the trapping
effects and the current measured with pulsed bias voltages vary under different thermal
and lighting condition.
5.1.1. Gate Lag Measurement
The dependency on the gate bias voltage can be detected quantitatively with gate lag
measurements. The setup of this measurement method is depicted in figure 5.1 a). The
device under test (DUT), is supplied with a pulsed voltage at the gate port and a constant
DC voltage at the drain port. The drain voltage is supplied over a constant resistance
Rload to avoid a short circuit at the drain side. The current through the load resistance is
measured in the time domain. In case of a GaN HEMT, a typical drain current transient
of the gate lag effect is shown in figure 5.1 b). After Vgs steps up from Vgs1 to Vgs2 ,Ids
increases after a delay τ of the transconductance (dimension: 10−13 s, see 4.3.2 in chapter
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4) from I1 to I
inst
2 . The steady state value I2 is reached as the voltage supplied to the gate
is still constant at Vgs2. The difference between the instantaneous drain current and the
steady state drain current is calculated to
∆I2 = I2 − I inst2 . (5.1)
Directly after the pulse (t=t0 +tpw, tpw= pulse width), the voltage falls back to Vgs1 and
the current drops to the instantaneous value of Iinst1 before the steady state value of I1 is
reached. For the step-down process, the difference between the instantaneous- and the
steady state current is
∆I1 = I
inst
1 − I1. (5.2)
The drain current can be described by the following equations:
ids(t) = I
inst
2 +∆I2(1− e−(t−t0)/τ
gl
) = I2 −∆I2e−(t−t0)/τgl ; t0 < t < t0 + tpw, (5.3)
ids(t) = I1 +∆I
gl
dse
−(t−t0−tpw)/τgl ; t > t0 + tpw. (5.4)
By fitting the functions in eq. 5.3 and 5.4 with the measured data, the gate lag time
constant τgl (both for I1 → I2 and I2 → I1 transitions) can be determined.
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Figure 5.1.: a) Measurement setup for the investigation of gate lag; b) Signal form of
vgs(t) and measured ids(t) in the time domain.
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5.1.2. Drain Lag Measurement
Analog to the gate lag measurement, the dependency of the trapping effect on the drain
bias voltage can be determined with the drain lag measurement. Here, the gate bias
voltage is held constant while the drain bias voltage is pulsed and the drain current
is measured. The measurement setup of the drain lag effect and the typical current
transient are depicted in figure 5.2 a) and 5.2 b), respectively. Contrary to the gate lag,
the instantaneous current is higher than the steady state current as the drain voltage
steps up.
This effect refers to the trapping process where charge carriers are gradually captured
in the deep level states and thus hindered from contributing the current in the channel.
Due to the capacitive nature of the traps, this process is time delayed with the trapping
time constant τdl,trap. At the end of the pulse, the drain voltage falls to a lower level.
The instantaneous current after the Vds drop is lower than the steady state current
after trapped charges are released (detrapping process). In general, the detrapping time
constant τdl,detrap is, larger than the trapping time constant τdl,trap, whereas only one
time constant is observed in the gate lag measurement for both trapping- and detrapping
processes. Quantitatively, the time constants τdltrap and τ
dl
detrap can be extracted from the
measurement. The functions used for the fitting with measured data are:
ids(t) = I2 +∆I
dl,trap
2 e
−(t−t0)/τdl,trap; t0 < t < t0 + tpw (5.5)
and ids(t) = I
inst
1 +∆I
dl,detrap
1 (1− e−(t−t0−tpw)/τ
dl,detrap
); t > t0 + tpw. (5.6)
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Figure 5.2.: a) Measurement set up for the investigation of drain lag; b) Signal form of
vds(t) and measured ids(t) in the time domain.
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5.1.3. Isothermal Measurement of the Current Lag
As described at the beginning of section 5.1, trapping effects are dependent on the de-
vice’s temperature. During a gate lag or a drain lag measurement, the drain current
is changed from an initial value Ids1 to an end value Ids2. Consequently, the dissipated
power PDiss = Ids ·Vds is also varied. This leads to a change of the device’s temperature
due to self-heating.
The determination of the current lag’s time constants requires the exclusion of thermal
effects from the measurement. For this purpose, isothermal current lag measurement was
introduced by Teyssier [66]. The initial bias point and the end bias point are chosen in
such a way, that they are on the hyperbola of a constant dissipated power (see figure 5.3)
which assures constant thermal conditions during the entire measurement time.
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Figure 5.3.: Pulsed time domain measurement of the current lag under an isothermal
condition [66]: a) Initial- and final bias points of the measurement on a hyperbola of
constant power b) Signal forms of Vgs, Vds and measured Ids in the time domain.
The advantage of this measurement method is that the measured time constants are
related to the trapping and not to the thermal effect since the dissipated power and the
device’s temperature are constant. However, pulsing along the hyperbola of a constant
power means that both gate- and drain voltages have to be changed to adjust the current
corresponding to the constant power. In case the trapping effects of the device consist
of both gate- and drain lag effects with different time constants, the measured current
transient comprises all of these constants which can be in different time ranges (e.g
10−9 to tens of seconds). This complicates the extraction of the time constants from the
measured current transient, since a high measurement resolution is required for small time
constants but can be lower for the large time constants. Moreover, for device modeling
including trapping effects, it is beneficial and physically more reasonable to separate the
model elements describing gate- and drain lag effects. Thus, this measurement method
is appropriate for devices in which only gate lag or only drain lag effects are present
[67, 59].
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5.1.4. Low Frequency Dispersion
The dispersion of the output conductance in MESFETs and HEMTs described in chap-
ter 4 is also related to the charge trapping in the device structure. However, this effect
seems not to be well understood, yet. According to the literature [68], deep traps in
the buffer layer and the substrate are responsible for the low frequency dispersion of
the output conductance. Due to the resistance drop upon an increasing frequency, low
frequency dispersion demonstrates an effect similar to drain lag with current overshoots
in the time domain as the current increases abruptly to a higher value. However, the
time constant of this effect is much smaller than the one of drain lag, or in other words,
the corner frequency is much higher. For the devices characterized in this work, the
corner frequency of the dispersion effect is located at tens of MHz which corresponds to
the time constant of a few nanoseconds. The measurement of low frequency dispersion
in the time domain would require an extremely high resolution and is not feasible in the
most cases since the rise-time of the pulse generated by the pulser is larger than the time
constant of this effect. In case of the HP85214A-E56 pulsed modeling system used at
the ITHE, the minimum rise-time of the pulse is 50 ns. Thus, the measurement of S22 in
a low frequency range is a reasonable approach to investigate the device’s low frequency
dispersion effect. Using a combination of transient and S-parameter measurements, the
device can be characterized from low frequencies of a few Hz to tens of GHz.
5.1.5. Current Collapse Measurements
The term current collapse refers to a reversible current degradation due to trapping
effects. If the devices have been stressed thermally or electrically for a long time (tens
of hours), irreversible, permanent degradations of the drain current are also observed
in many cases. Investigations of device reliability after stress were made and published
in the literature [69] under the keyword “long term reliability”. In this work, only the
current collapse will be covered.
Due to the current lag described in 5.1.1 and 5.1.2, pulsed I-V characteristics show differ-
ent drain currents for different pulse widths. This can also be observed by comparing the
measured I-V characteristics of pulsed and DC mode. However, since the measurement
in the DC mode is not isothermal, pulsed I-V characteristics measured with different
quiescent points are compared usually to determine the degree of the trapping effects in
a device. The first quiescent point for the pulsed measurement of the I-V characteristic
is Vgsq1 = 0V, Vdsq1 = 0V . The other quiescent point is Vgsq2, Vdsq2, where Vgsq2 is
equal to the pinch-off threshold voltage VTO of the device and Vdsq2 is a relatively high
drain-source voltage (in a power amplifier, this would be the class B-operating point).
Since there is no static current flow at both quiescent points, power is not dissipated in
the steady state for both cases. In case that no voltage is supplied to gate and drain,
the channel is open, the electric field are small and traps are not occupied. Thus, pulsed
I-V characteristic from the quiescent point Vgsq = 0V, Vdsq = 0V can be considered to
represent the trap-free case, presumed that the pulse width is small enough. The current
measured with this quiescent point can be regarded as the potentially available current
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of the device for high frequency operation. In contrast, if the quiescent point is at the
class B or class C operating point, the majority of traps is filled. Since trapped carriers
cannot contribute to the current flow, the drain current is reduced. Moreover, the knee
voltage VSAT–where the current starts to saturate–can shift to higher values. This effect
is referred to in the literature as knee-walkout which appears to a great extent at a high
Vgs. Measurement results described in 5.3.5 shown that knee walkout is not present for
mature devices e.g. GaAs MESFETs (see figure 5.16). Contrary, this effect is obviously
observed in the measurements of the GaN devices investigated in this work. However,
some GaN HEMT processes without knee walkout have already been reported [70].
For the modeling purpose, it is advantageous to characterize current collapse caused by
gate- and drain lag effects separately whereas the isothermal condition is assured. Such
measurement methodology was introduced by Koh [71].
a) Current collapse due to gate lag: the quiescent gate voltage Vgsq is varied whereas
the quiescent drain voltage Vdsq is set to zero. Since no static current flows, it is
assured that all measurements from different quiescent points are performed under
the isothermal condition.
b) Current collapse due to drain lag: the quiescent drain voltage Vdsq is varied
whereas the quiescent gate voltage Vgsq is set to a constant value lower than the
pinch-off threshold voltage VTO. With this quiescent point, the static current is
theoretically zero so that the measurement can be considered isothermal.
5.1.6. Measurement with Pulse-Modulated RF-Signal
The device’s behavior regarding trap-related effects under a realistic condition of opera-
tion can be performed by providing the input with a realistic signal of the application.
However, a vector signal generator is required for such a measurement. Using an RF
switch, a pulse-modulated carrier signal can be generated with a non-constant envelope
similar to a UMTS-signal. In general, the impact of trap-related nonlinearity on the
signal envelope can be investigated with this measurement. Figure 5.4 shows a measure-
ment setup with pulse-modulated RF input. The power of the synthesized carrier signal
is divided by a splitter. One signal path goes directly to one of the switch’s input ports,
whereas the other one is connected to a driver amplifier to boost the signal magnitude.
The output signal is measured in the time domain by a sampling oscilloscope which is
triggered by the same pulse source used to generate the control signal of the RF-switch.
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Figure 5.4.: Pulsed RF measurement for trap-characterization (source [57]).
5.2. List of Performed Measurements
The devices investigated in this work are GaN HEMTs fabricated by the Ferdinand-
Braun Institut fu¨r Ho¨chstfrequenztechnik in Berlin, Germany with metal-organic chem-
ical vapour deposition (MOCVD) technique. Three generations of devices with different
processes were investigated. First- and third-generation devices are on wafer whereas
second-generation wafer has been cut and sets of devices have been mounted on heat
sinks (see figure 5.5).
Figure 5.5.: A photograph of the chip comprising devices investigated in this work.
From here on, the device-processes are referred to as HEMT1, HEMT2 and HEMT3
respectively. Devices of different sizes were measured in time- and frequency domains
for the characterization under various thermal and trapping conditions. Current collapse
measurements were done with the measurement setups described in section 5.1.5. The
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measurement-types and settings are listed below in tables 5.1 to 5.5.
Device generation: device size (µm)
HEMT2: 8x250
HEMT3: 8x125, 8x250, 8x500
Chuck temperature (°C) 15, 25, 50, 75, 100
Illumination Microscope light turned on or off
Bias voltages (gate lag)
Vds=0.25 V const.
Vgs pulsed from initial value -4.5 V to end value 0 V
Bias voltages (drain lag)
Vds pulsed from 0 V to 10 V
Vgs const. (-0.55 V for 8x125 µm device,
-1.55 V for 8x250 µm device and
-2.55 V for 8x500 µm device)
Pulse generator (0.1 µs<t<1 ms) Pulser of the pulsed modeling system (85124A K49)
Pulse generator (t>1 ms) Switched DC-source (4142B) controlled by a script
Table 5.1.: Gate- and drain lag measurements (time domain).
Device generation: device size (µm) HEMT2: 8x250, HEMT3: 8x125
Chuck temperature (°C) 25
Illumination Microscope light turned off
Bias voltages
Vds and Vgs were pulsed from one bias point to another
on the hyperbola of const. power (3 W).
Pulse generator (0.1 µs<t<1 ms) Pulser of the pulsed modeling system (85124A K49)
Table 5.2.: Isothermal current lag measurement (at a constant static power dissipation).
Device generation: device size (µm)
HEMT2: 8x125, 8x375, 8x500
HEMT3: 8x125, 8x250, 8x500
Chuck temperature (°C) 25, 50
Illumination Microscope light turned off
Frequency range 300 kHz-20 MHz
Table 5.3.: Low frequency dispersion (steady state S-parameter measurement).
Device generation: device size (µm)
HEMT1: 8x125
HEMT2: 8x250, 8x500
HEMT3: 8x125
Chuck temperature (°C) 15, 25, 50, 75, 100
Illumination Microscope light turned on and off
Quiescent point
(gate lag-related current collapse)
Vdsq=0 V
Vgsq varied: -4.5 V, -2.5 V, -1 V, 0 V, 1 V
Quiescent point
(drain lag-related current collapse)
Vdsq varied: 0 V, 5 V, 10 V, 15 V
Vgsq =-4.5 V (pinch-off)
Table 5.4.: Current collapse measurements (pulsed I-V characteristics).
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Device generation: device size (µm) HEMT1: 2x50, 8x50
Chuck temperature (°C) 25
Illumination Microscope light turned off
Low state Floating switch input
High state Class A operating point
Table 5.5.: Time domain measurement with pulse-modulated RF signals (see 5.1.6).
5.3. Measurement Results
Before the measurements were performed, the GaN HEMTs investigated in this work
were stressed with a constant DC power for a predefined period of time. For example,
the 8x250 µm devices were stressed with 6 to 7.5 W for 14 hours by setting a constant
Vds of 15 V and tuning Vgs so that Ids was equal 0.4 A to 0.5 A at the beginning of the
process. This so-called burn-in process is performed to minimize the alteration of the
device’s behavior during the measurement-series. However, after all the measurements
were completed, an irreversible drain current degradation was observed compared to
the current measured directly after the burn-in process (see figure 5.6). Thereby, the
maximum drain current was reduced by approx. 3%.
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Figure 5.6.: Irreversible current degradation after the measurement series; solid lines: I-V
characteristic measured directly after the burn-in process; dotted lines: I-V characteristic
measured at the end of the measurement series; device: HEMT3 8x250 µm.
5.3.1. Gate Lag
According to the measurement results described in 5.3.5, it is proven that the GaN
HEMTs examined in this work demonstrate both gate- and drain lag. Since the cur-
rent lag under a constant power condition is not appropriate for the characterization of
such devices, standard gate- and drain lag measurements were performed for modeling
purposes. With these measurements, trapping effects due to the alteration of gate- and
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drain voltages can be characterized separately. In order to minimize thermal effects in
the measurements, the drain current must be kept small.
For the gate lag measurement, the drain source voltage is set to a small constant value
while the gate voltage is pulsed. Under this condition the drain currents at both high
and low state are small and the channel temperature can be considered constant. For an
8x125 µm device, the drain voltage is set to 0.25 V and the gate voltage is pulsed from -4
V to 0 V. For larger devices the drain voltage is set to such a value, that the dissipated
power is identical to the case with an 8x125 µm device.
In general, the gate lag effects is caused by more than one trapping mechanism which
leads to several time constants. In this work, gate lag is measured in two time intervals to
determine the time constants in these regimes. First, the current was measured while the
gate voltage was pulsed in the time interval from 1 µs to 1 ms. The pulse was generated
by the pulser of the pulsed modeling system HP85214A-E56. The solid line in figure
5.7 shows drain current measurement for an 8x125 µm GaN HEMT performed with the
pulsed modeling system. It was observed that the current in the high pulse state falls
linearly with time. This current decrease was caused by the drain voltage decrease during
the pulse (see figure 5.7, broken line).
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Figure 5.7.: Drain voltage drop during the pulse caused by the measurement system
(source [59]).
As described in the manual of the measurement-system HP85214A-E56 [51], the voltage
decrease becomes more noticeable with a higher current or a longer pulse width (hundreds
of µs to 1 ms). However, the pulsed modeling system allows a measurement of the the
instantaneous current at a defined time. At the moment when the current measurement
is performed, the system senses the drain voltage and regulates it to be at the nominal
value. This feature of the measurement system is referred to as bias-leveling. Thus,
combining measurement results at each measurement time can eliminate the voltage
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drop during the pulse and the gate lag time constant can be determined better. This
measurement approach is displayed in figure 5.8 without the system-related current drop.
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Figure 5.8.: Gate lag measurements from 1 µs to 1 ms using the pulsed modeling system
with bias-leveling for a constant gate voltage during the pulse (source [59]).
With the pulser, the pulse width generated is limited to 1 ms. Thus, to perform gate lag
measurement at t>1 ms, the pulse is generated by a DC-voltage source and a control-
script which switches the voltage from an initial value to an end-value at a defined time.
The measurement result in the time interval 1 µs<t<1 ms with the pulser and the one
using a script-controlled DC-source for t>1 ms were combined. The result shows different
time constants in µs and ms regions (see figure 5.9).
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Figure 5.9.: Gate lag measurements from 1 µs to 100 s; a) linear time scale; b) semi-log
time scale; device size: 8x125 µm (source [59]).
5.3.2. Drain Lag
Analog to the gate lag, the drain lag measurements were performed for 1 µs<t<1 ms
with the pulser and for t>1 ms with the pulse generated by a script-controlled DC-
source. Exemplary measurement results of a 8x125 µm HEMT are shown in figure 5.10
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demonstrating the unsymmetrical trapping/detrapping processes with different time con-
stants. Figure 5.11 shows the measurements in the time interval 1 µs<t<1 ms, whereas
measurements for the time t>1 ms is depicted figure 5.12.
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Figure 5.10.: Drain lag measurements from 1 µs to 100 s; device size: 8x125 µm.
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Figure 5.11.: Drain lag measurements; a) trapping process measured from 1 µs to 1 ms;
b) detrapping process measured from 1 ms to 40 ms; device-gate width 8x250 µm.
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Figure 5.12.: Drain lag measurements of a) trapping process from 10 ms to 20 s and
b) detrapping process from 10 ms to 60 s; device-gate width: 8x250 µm.
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5.3.3. Time Domain Measurement with Constant DC Power
As described in 5.1.3, this measurement method is appropriate for devices with either
gate- or drain lag. In 5.3.5, it was shown that the GaN HEMTs investigated in this work
demonstrate both gate- and drain lag. Thus, pulsed measurement along a hyperbola of a
constant power is not appropriate for the characterization and modeling of these devices.
For the modeling purpose, standard gate- and drain lag measurements were performed,
while the drain current has been kept low to minimize the thermal effect.
However, to confirm the comparison in 5.3.5 between GaN HEMTs investigated in this
work and a mature commercial GaAs MESFET, pulsed time domain measurements with
adjusted constant power were performed. In fact, the transient plots in figure 5.13 show
that the trapping effects of the GaN HEMTs are more critical than those of the mature
commercial GaAs MESFET. The time delay of the current pulse in case of GaN HEMT
is much larger than the case with GaAs MESFET.
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Figure 5.13.: Pulsed time domain measurements of Ids ; bias voltages are pulsed along
a hyperbola of constant power (≈ 5W); a) 8x250 µm GaN HEMT; b) 4x60 µm GaAs
MESFET.
5.3.4. Low Frequency Dispersion
For the devices investigated in this work, the low frequency dispersion is detected by
measuring S22 of the devices as two-port networks. The corner frequency of this effect
corresponds to the frequency, where the kink in the S22 plot (in a polar coordinate system
or in a smith diagram) is located. Three GaN HEMT generations were measured using
HP8753 network analyser in the frequency range of 300 kHz to 150 MHz to determine
the corner frequency of the low frequency dispersion. The measurement results in figure
5.14 shows a reduction of the corner frequency as the gate width increases. As an
approximation, the dependency of the dispersion’s corner frequency on the device’s gate
width (GW) can be described with the following function:
fDisp =
a
GW + b
. (5.7)
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Figure 5.14.: Corner frequency of the low frequency dispersion as a function of the
device’s gate width.
For the first GaN HEMT generation investigated in this work, the parameters a and b
are equal to 36 GHz/µm and 228 µm, respectively. No significant temperature- and bias
voltage dependency of the corner frequency was observed. The results of the other two
generations show a similar behavior. Thus, the corner frequency of the low frequency
dispersion is assumed gate-width dependent but not temperature- or bias dependent in
this work.
5.3.5. Current Collapse Measurements
a) Current collapse due to gate lag: A measurement-series of a 1 mm GaN HEMT
is depicted in figure 5.15 a) displaying the gate lag related current collapse. Different
drain currents at the same bias point were observed for the quiescent gate voltages -3 V,
-1.5 V and 0 V. The quiescent drain voltage was set to zero for all measurements.
b) Current collapse due to drain lag: Figure 5.15 b) shows a measurement-set
with drain lag related current collapse of a 1 mm GaN HEMT. The I-V characteristics
measured with the quiescent bias points (Vgsq,Vdsq) set to (-4 V, 5 V); (-4 V, 10 V)
and (-4 V, 20 V) show a different drain current at the same bias point. Since Vgsq is not
equal to zero in this measurement, the gate lag effect is also present in this measurement.
However, since the quiescent gate voltage is constant for all measured I-V characteristics,
it can be assumed that the difference of the characteristic is caused by the drain lag effect.
To compare the result with a mature commercial GaAs device, a 6x40 µm Bookham H-40
process GaAs MESFET was measured according to the measurement setups a) and b)
to investigate the current collapse of this device. The results are shown in figure 5.16 a)
for the gate lag-related current collapse with a constant quiescent drain voltage Vdsq = 0
and a set of Vgsq equal to -3 V, -1.5 V and 0 V respectively. Figure 5.16 b) shows the
the drain lag-related current collapse measured with a constant quiescent gate voltage
Vgsq = −1.25V (pinch-off) and varied Vdsq equal to 0 V, 3 V and 6 V respectively.
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Figure 5.15.: Device: 8x250 µm GaN HEMT; a) isothermal measurement of gate lag-
related current collapse; b) isothermal measurement of drain lag-related current collapse.
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Figure 5.16.: Device: 6x40 µm GaAs MESFET; a) isothermal measurement of gate lag-
related current collapse; b) isothermal measurement of drain lag-related current collapse.
It can be recognized from figure 5.16 a) that gate lag is not present in the GaAs device
or the time constant of gate lag is much smaller than the pulse width used for the I-V
measurement (2 µs), since no variation of the drain current is observed as Vgsq is changed.
In contrast, the gate lag causes current collapse to a high degree in case of the GaN
HEMT observed in 5.15 a). The instantaneous drain current measured during the pulse
is highly dependent on the quiescent gate voltage. With Vgsq = Vdsq = 0V, the traps are
nearly vacant and charge carriers are free to contribute to the current flow. Thus, highest
available current is measured with this quiescent point. For a very negative Vgsq, traps
are filled with electrons. If the pulse is too short or the frequency is too high, the emission
of trapped electrons cannot be completed and the trapped electrons cannot contribute
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to the drain current. The consequence is a reduced drain-source current compared to the
case Vgsq = Vdsq = 0V. As Vgsq becomes more positive, less electrons are trapped and
the current increases until the maximum is reached with Vgsq = 0V.
In case Vgsq is positive, a different trapping mechanism is observed. A comparison of
the pulsed I-V characteristics measured with Vgsq = −1V and Vgsq = 1V is depicted in
figure 5.17 showing that the currents of these two cases are nearly identical. Further
measurements confirm that I-V characteristics measured with Vgsq = Vgsq1 are almost
identical with the measurement with Vgsq = −Vgsq1. This behavior has not been reported
elsewhere in the literature, which leads to the assumption that this effect is only present in
the device process investigated in this work. A possible explanation might be a leakage
of electrons into the gate-source access region due to the positive Vgs. However, this
behavior is not critical for power amplifier since the operating points of this application
are at a negative Vgs for all amplifier classes. A case where this effect could be critical
would be the case where the input power of the amplifier is extremely high and resides
at that level for long time, in other words, the signal envelope’s frequency is very low
whereas the power is high. Nevertheless, this case is very unlikely for the operation in
communication standards like UMTS where the power level of the signal steadily changes.
Also, such a high power level would lead to the destruction of the device. Therefore, such
an effect is not addressed in this work.
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Figure 5.17.: Pulsed I-V characteristic of the 8x250 µm GaN HEMT, lines: Vgsq = −1V,
circles: Vgsq = 1V. The measured drain currents are nearly identical for these two cases.
In case the Vgsq is set below the pinch-off voltage and the series of I-V measurements is
performed with varied Vdsq, current collapse is present in both cases of GaAs MESFET
and GaN HEMT. However, a closer look shows that the current collapse in these two
devices differs. The measurement results of the GaAs MESFET show a current degra-
dation as the drain quiescent current increases. This effect is large at the knee voltage,
where the saturation region of the drain current begins. As Vds increases, the current
degradation becomes smaller. This effect is also observed for GaN HEMT with the dif-
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ference that the knee voltage is shifted to a higher value as Vdsq increases and the knee
becomes less angular. This so called “knee walkout” leads to a reduced output power at
high frequencies which is one of the largest obstacles in the development of novel devices.
Due to this effect, the output power can be reduced up to 50% relative to the ideal
value estimated using the I-V characteristic measured with the quiescent point Vgsq = 0,
Vdsq = 0 [72, 73].
From figure 5.15, the results have shown that the current degradation is large with the
quiescent point where the gate is strongly reverse-biased (|Vgs| ≥ |VTO|, Vgs negative)
and the drain voltage is high. For a power amplifier, this corresponds to the operating
point of classes B or C. Though these amplifier classes can provide high efficiency on one
hand, on the other hand the maximum output power is significantly affected by charge
carrier trapping effects. Figure 5.18 a) depicts standard current collapse measurements
of the GaN HEMT from figure 5.15.
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Figure 5.18.: Standard current collapse measurements; solid: quiescent point at the plot
origin; dashed: quiescent point at class B operating point; a) 8x125µm-GaN HEMT ; b)
4x60 µm GaAs MESFET.
Considering the active load line of a power amplifier, the swing of the output signal is lim-
ited by the cut off at Vgs < VTO and the knee region at high Ids. The characteristic with
solid lines have been measured with the quiescent point Vgsq = 0V, Vdsq = 0V showing
the potential current that the device can provide. The characteristic with dashed lines
measured with the quiescent point and Vgsq = −4.6V, Vdsq = 28V (class B) displays a
large current degradation ∆Icollapse of approx. 23% due to trapping effects (gate lag, drain
lag, knee walkout) which leads to output power reduction of approx. 59.3% compared to
the trap-free case with solid lines.
Exemplarily for a mature device, figure 5.18 b) displays standard current collapse mea-
surements with the quiescent points Vgsq = 0V, Vdsq = 0V and Vgsq = −1.25V, Vdsq = 6V
(class B) for the GaAs FET from figure 5.16. The measured I-V characteristics demon-
strate an obviously lower current degradation of 6.7% corresponding to a power degra-
dation of 8.84% compared to 59.3% for the GaN HEMT, since the GaAs device is only
affected by drain lag. Also, a knee walk out has not been observed for this device which
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leads to the conclusion that this effect is only present for devices demonstrating both
gate- and drain lag.
5.3.6. Pulse-Modulated RF Measurements
A typical measurement result using the setup illustrated in figure 5.4 is displayed in figure
5.19.
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Figure 5.19.: Time domain measurement with the pulse-modulated RF signal (carrier
frequency 2 GHz) of a HEMT1 8x50 µm device; a) Low-high transition; b) High-low
transition; Solid lines: control signal of the switch; Dots: RF-signal (source [57]).
From this measurement, the distortion of the signal envelope can be observed at the
carrier frequency of interest. However, since the measurement setup consist of several
elements e.g. switch, attenuator and driver stage, all the elements must be characterized
accurately in a wide frequency range and de-embedded from the measurement results to
assure that the observed effects are caused by the trapping effects of the device and not
by elements of the bias- and supply networks. Moreover, the determined time constant
of the envelope distortion is only valid for the carrier frequency used in the measurement.
Thus, this measurement is not appropriate for global modeling of the trapping effects at
other carrier frequencies.
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5.3.7. Dependency on the Lighting Condition
The influence of light on the trapping and detrapping effects is well-known in the liter-
ature [65, 68, 74]. Energy from the illumination supports the charge carriers captured
in traps states in the forbidden band gap to overcome the energy-barrier to the conduc-
tion band. The measurements according to 5.3.1 and 5.3.2 have been performed without
direct illumination of the devices. To investigate the influence of light, gate- and drain
lag measurements were performed with illumination. Figure 5.20 shows gate lag mea-
surement with and without illumination for an 8x250 µm device showing that the drain
current is increased by the illumination.
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Figure 5.20.: Gate lag measurements from 1 µs to 7 s with and without illumination.
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Figure 5.21.: a) Normalized (instantaneous current →0, steady state current →1) gate
lag plots with and without illumination from from 1 µs to 1 ms; b) Gate lag plots with
and without illumination from 10 ms to 100 s; device-gate width: 8x250 µm.
To investigate the influences of the illumination on the time constant, measured currents
are normalized (instantaneous current→0, steady state current→1) for better compara-
bility and plotted as shown in figure 5.21 for the relevant time ranges. It can be observed
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that the short time constant in the µs range is independent from the lighting condition
whereas the long time constant in the seconds range is reduced by the illumination. Drain
lag measurements with illumination demonstrate the same behavior. The time constants
in µs to ms range is nonsensitive to the illumination, whereas the time constants in the
seconds range have been reduced by the illumination.
The I-V characteristics for gate lag-related and drain lag-related current collapse have
been also measured with and without the illumination. Figure 5.22 a) displays I-V char-
acteristics measured with the quiescent point Vgsq = −4V, Vdsq = 0V with and without
illumination. The result of the measurements with the quiescent point Vgsq = −4V,
Vdsq = 20V are depicted in Figure 5.22 b).
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Figure 5.22.: a) Pulsed I-V characteristics measured with the quiescent point
Vgsq = −4V, Vdsq = 0V with and without the illumination; b) Pulsed I-V character-
istics measured with the quiescent point Vgsq = −4V, Vdsq = 20V with and without the
illumination; device-gate width: 8x250 µm.
The measurement results show that the current collapse due to gate lag cannot be re-
moved significantly by illumination. In figure 5.22 a), the current is slightly increased
for Vds<15 V. In contrary, drain lag related current collapse is strongly influenced by
the illumination. In figure 5.22 b), the maximum current is increased by approx. 8 %,
which means that the output impedance is decreased compared to the measurement with-
out illumination. However, since the devices used in industrial applications are mostly
packaged, the influence of light on device’s behavior is not further investigated in this
work.
5.3.8. Temperature and Gate Width Dependency
Similar to light, thermal energy also contributes to the emission of trapped charge car-
riers. To investigate the temperature dependency of trapping effects, the measurements
described in 5.3.1 and 5.3.2 have been performed for the following temperatures: 15 °C,
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25 °C, 50 °C, 75 °C and 100 °C. During these measurements, devices are placed on a chuck
for device-positioning. The measurement system at the ITHE allows the variation of the
chuck-temperature to imitate the variation of the device’s temperature while measuring
in the pulsed mode. Figures 5.23 and 5.24 depict the normalized (instantaneous current
→0, steady state current →1) drain current from gate lag and drain lag measurements
at different chuck-temperatures.
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Figure 5.23.: a) Gate lag measurements from 1 µs to 1 ms at different temperatures; b)
Gate lag measurements from 10 ms to 100 s. Currents are normalized (instantaneous
current →0, steady state current →1) for comparison of time constants at different
temperatures.
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Figure 5.24.: a) Drain lag measurements of the trapping process from 10 ms to 20 s;
b) Drain lag measurements of the detrapping process from 10 ms to 60 s. Currents are
normalized (instantaneous current →0, steady state current →1) for comparison of time
constants at different temperatures.
The results show that time constants in the seconds regime are highly dependent on the
temperature, whereas short time constants in µs and ms regimes are nonsensitive to the
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temperature. This behavior was also observed for illumination depedency in 5.3.7. Thus
the mechanisms of trap-emission supported by thermal and photo-energy are considered
the same. However, a temperature-increase leads to shorter time constants and less drain
current as described in 4.4.4, whereas illumination leads to shorter time constants and a
higher drain current.
The time constants and the the relative difference ∆Ireltrap = |Isteady − Iinst|/Isteady of the
instantaneous and steady-state currents extracted from gate- and drain lag measurements
from 5.3.1 and 5.3.2 are displayed in figure 5.25 to 5.30.
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Figure 5.25.: a) Gate lag time constants in the time interval 1 µs<t<1 ms and b) relative
current deviations from steady-state values in percent (source [59]).
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Figure 5.26.: a) Gate lag time constants for the time t>10 ms and b) relative current
deviations from steady-state values in percent (source [59]).
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Drain lag “short”, trapping
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Figure 5.27.: a) Drain lag time constants (trapping process, time constants in µ s regime
and b) relative current deviations from steady-state values in percent (source [59]).
Drain lag “short”, detrapping
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Figure 5.28.: a) Drain lag time constants (detrapping process, time constants in ms
regime) and b) relative current deviations from steady-state values in percent (source
[59]).
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Drain lag “long”, trapping
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Figure 5.29.: a) Drain lag time constants (trapping process, time constants in seconds
regime) and b) relative current deviations from steady-state values in percent (source
[59]).
Drain lag “long”, detrapping
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Figure 5.30.: a) Drain lag time constants (detrapping process, time constants in seconds
regime) and b) relative current deviations from steady-state values in percent (source
[59]).
It can be observed from the measurement results that all time constants of the gate-
and drain lag effects tend to decrease with increasing temperature. The temperature-
dependency is obvious for the gate lag with time constants in the ms regime and for drain
lag with time constants in the seconds regime whereas the temperature-dependency of
the time constants is not significant for gate lag in the µs regime and drain lag in the ms
regime. The difference of the drain currents at the beginning of the pulse and after the
steady state is reached increases with increasing temperature in case of gate lag or drain
lag trapping process. In contrast, the current difference ∆I decreases with increasing
temperature in case of the drain lag detrapping process.
The dependency on the gate width is not well-defined for the devices investigated. The
time constants tend to be independent on the gate width in case of gate lag with time
constants in the ms regime and drain lag detrapping process. In other cases (e.g. gate
lag in µs regime, drain lag “short”), the dependency is observed for one device size but
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not for the other two sizes. Presuming that current lags can be described by RC-circuits,
R decreases with increasing area whereas C increases and thus the time constant is
assumed to be constant as the gate width changes. Further investigations show that the
time constants of gate- and drain lag are not significantly dependent on the initial and
end bias voltages (see figure 5.31). In the following, no dependency of the time constants
on the bias voltages is assumed.
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Figure 5.31.: Time constants of the gate lag at different initial gate voltages Vgs1 and
end gate voltages Vgs2 (source [59]).
5.4. Physical Interpretation
The known sources of charge carrier traps in a device are dislocations e.g at the surface
and interfaces between layers or impurities in the material in buffer and substrate (see
figure 5.32).
Electrons captured in surface traps
GaN2DEG
Substrate traps
Traps in the
heterointerface
Depletion due to trapsin buffer traps
Electrons captured
Substrate (e.g. SiC)
AlGaN (barrier & spacer)
Source Gate Drain
Figure 5.32.: Trap sources in a GaN HEMT.
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Trapping effects are mainly caused by the surface, buffer and substrate traps, whereas
the interface traps are not significantly involved [68]. Alterations of the gate and/or
source bias voltage lead to a change of the trap-state. Directly after a change of the bias
voltage, the trap-state is not able to follow this change directly. The trap-state transition
process requires a specific time to be completed. Since the current is dependent on the
trapping condition, lags are observed in the current response in the time domain.
Gate Lag
The trapping process causing the gate lag effect is referred to as hole-trapping where the
equilibrium of the trap-state is accomplished by the electrons in the valence band which
cannot supply the current in the channel. By providing the gate port of the device with
a negative voltage, electrons can leak into the surface trap in the access region between
the gate and the drain ports. The relation between gate lag and the surface traps is
confirmed by the fact that passivation and/or surface treatment e.g. KOH-etching can
reduce the gate lag [75, 76]. Moreover, if Vgs is lower than the gate threshold voltage
VTO, not only the surface traps but also the buffer traps are involved in the trapping
process [77]. The drain current shown in figure 5.15 a) at the bias point Vgs = −0.3V,
Vds = 6.75V is plotted over the gate quiescent voltage Vgsq from -4 V to 1 V in figure
5.33.
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Figure 5.33.: Dependency of a) drain current and b) transconductance on the quiescent
gate voltage showing the effects of surface and buffer traps; the cut-off threshold volt-
age VTO is -3 V for this device. The currents were measured under the bias condition
Vgs = −0.3V, Vds = 6.75V.
At Vgsq = 0V, Ids is at the maximum and decreases as Vgsq decreases. At Vgsq = 1V,
Ids is equal to the case with Vgsq = −1V as described in section 5.3.5 (see figure 5.17).
The reduction rate of Ids becomes larger as Vgsq falls below the cut-off threshold voltage
of -3V and the value of the derivative of the Ids plot with respect to Vgs increases in
this region. In the figure 5.33 b), the transconductance gm is calculated from the pulsed
I-V measurements. It can be clearly recognized that the transconductance is constant
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for Vgsq > VTO and decreases linearly as Vgsq falls below VTO. This effect is strong at
the beginning of the saturation region in the I-V characteristic (in the knee region) and
becomes less as Vds increases. Figure 5.34 shows 3-D plots of the tranconductance as
functions of Vgs and Vds. The existence of a “valley” in the knee region of figure 5.34 b)
is a hint for charges being trapped in the device’s buffer layer in case Vgsq ≤ VTO. In
comparison, the “valley” is not observed in the case Vgsq > VTO (figure 5.34 a)).
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Figure 5.34.: Transconductance as a function of Vgs and Vds for the cases a) Vgsq = −1V,
Vdsq = 0V and b) Vgsq = −6V, Vdsq = 0V; the cut-off threshold voltage VTO of this
device is -3 V.
Considering an I-V characteristic, buffer traps lead to kinks in I-V plots. The I-V char-
acteristics shown in figure 5.15 a) is plotted again in figure 5.35 with the kinks marked.
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Figure 5.35.: I-V characteristics from figure 5.15 showing areas with/without the influ-
ence of buffer traps.
The existence of the kink is reported in the literature [78, 79] as a consequence of the
drain voltage dependent gate lag effect. It can be recognized that the current in case
of Vgsq = −3V is smaller than in case of Vgsq = 0V. Moreover, in the hatched region
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left from the kink, it is observed that the current difference of characteristics is larger
than in the right part. The current difference increases with decreasing Vds and reaches
the maximum at the knee region. Compared to the case with Vgsq = −1.5V this drain
voltage dependent difference is not observed (see figure 5.15). Thus, it can be inferred
that the Vds-dependent current degradation in the hatched region is caused by buffer
traps. However, the quiescent points of the measurements from figure 5.15 a) are not
typical for power amplifier applications. In figure 5.15 b) which reflects a more realistic
I-V characteristic for a class B amplifier, kinks are not present. Thus, in the next chapter,
the focus will be on the modeling of gate lag due to surface traps, drain lag and knee-
walkout which can directly affect the performance of the power amplifier application.
Drain Lag
Whereas the major cause of the gate lag effect are the surface traps, drain lag is caused
by the buffer or substrate traps. GaN devices are normally fabricated on semi-insulating
substrates e.g. SiC which are advantageous regarding the good isolation between devices
on the wafer and the low parasitic capacitance [68]. Nevertheless, the semi-insulating
character of such substrate material is achieved by impurity compensation using deep
level dopants (e.g. Vanadium in SiC) which leads to a delayed current transient. Contrary
to gate lag, the drain lag effect is not compensated by passivation, surface treatment or
double recessed gate structure. These facts confirm that the origins of drain lag effects
are located in the buffer layer and in the substrate. In the I-V characteristic of the
current collapse measurement (figure 5.15 b)), it was shown that the current degradation
reduces as the drain bias voltage increases. The reason of this behavior is the asymmetry
of trapping and detrapping processes.
Figure 5.36 depicts the drain lag related current collapse showing the I-V characteristic
measured with the quiescent point Vgsq = VTO (pinch− off), Vdsq = 0V (solid lines) and
the characteristic measured with the quiescent point Vgsq = VTO, Vdsq = 20V (broken
lines). From the characteristics, it can be recognized that the current degradation for the
case Vgsq = VTO, Vdsq = 20V compared to the case Vgsq = VTO, Vdsq = 0V is significant
where the drain voltage is lower than the quiescent drain voltage Vdsq = 20V. At the
region where Vds > 20V, the degradation decreases (the broken- and the solid lines are
closer to each other). The reason for this phenomenon is the asymmetry of the drain lag
process.
For Vds < Vdsq, the measured instantaneous current I
meas at time tmeas is affected by
detrapping of the drain lag process. Since the detrapping time constant τdldetrap is much
longer than the pulse width used in the pulsed I-V measurement, the current measured
in this case is lower than the steady-state current Isteadyds (see figure 5.36 bottom, left).
Contrary, for Vds > Vdsq, the trapping process of drain lag is involved. Since the trap-
ping time constant τdltrap is significantly smaller than the one of the detrapping process,
the deviation of the measured current Imeas from the steady state current Isteadyds in the
trapping zone is smaller than in the detrapping zone (see figure 5.36 bottom, right). For
some devices, current degradation in the trapping zone is even reported to disappear
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Figure 5.36.: I-V characteristic showing the drain lag related current collapse and indi-
cations of the trapping and the detrapping regions.
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[80]. The characteristics for the cases with the quiescent point set to the origin and
with the quiescent point set to the class B operating point consolidate in the trapping
zone of the I-V plot showing that the trapping process is completed in a very short time
(τdltrap ≪ pulsewidth). For the devices investigated in this work, this is also observed for
the measurements with illumination (see figure 5.37). In this case, the consolidation of
currents in the trapping zone is shown obviously.
5.5. Chapter 5 Conclusions
Pulsed I-V and pulsed time domain measurements for characterization of trapping effects
have been discussed in this chapter. The pulsed I-V characteristics measured with differ-
ent quiescent points show different drain currents since the states of the trapped charges
are different. The requirements of the measurements for trapping characterization are:
 Thermal effects should be excluded from the measurement results so that only the
trap-related effects are present.
 Effects related to alteration of gate- and drain voltages should be measured sepa-
rately.
 Dependency of trapping effects on the channel temperature, the device gate width
and bias voltages should be determined.
For the extraction of time constants, measurements in time domain were performed.
Since the devices investigated in this work have shown both gate lag and drain lag effects,
current lag measurements by pulsing the voltages along the hyperbola of a constant power
are not appropriate since the gate- and drain voltages are changed simultaneously during
the measurements. To separate the gate- and drain lag effects, standard gate- and drain
lag measurements have been performed for the extraction of time constants. The current
was kept low during the pulse to minimize the influence of self-heating on the result [71].
Devices with different gate width have been measured at different temperatures to inves-
tigate dependency of those parameters on time constants. In order to separate current
lag caused by the alteration of gate- and drain voltages, the measurements had been
performed with a constant drain voltage and a pulsed gate voltage for gate lag and vice
versa for drain lag. Since heat and illumination can provide energy that contributes to
the emission of charge carriers from traps, the time constants decrease with increasing
temperature or direct illumination on the device. From the measurement results, de-
pendency on the gate-width is not well-defined for the devices investigated in this work.
Assuming that the current lags due to traps can be described by an RC-circuit, R is
reversely proportional whereas C is directly proportional to the area. Thus the change
of device gate width leads only to an insignificant change of the time constants.
Drain lag is reported in the literature as a buffer trap-related effect whereas, both surface
and buffer traps are involved in case of gate lag. The current degradation in I-V charac-
teristics have shown a bias-dependency in case of buffer trap-related gate lag whereas the
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bias-dependency is not present in case of the surface trap-related gate lag. The existence
of buffer traps can also be recognized by plotting the current over the initial gate voltage
of the pulse. In case buffer traps are involved in gate lag, the transconductance value
increases as Vgsq falls below the cut-off threshold voltage VTO.
Time domain measurements have been performed for the extraction of the trapping time
constants, whereas current collapse measurements have been performed to determine the
current deviation due to charge carrier traps in the entire I-V characteristic. Standard
current collapse measurements compare the maximum current available from the device
measured with the quiescent point Vgsq = Vdsq = 0 with the case where the quiescent
point is set to the class B or class C operating point (Vgsq ≤ VTO, Vdsq = 0) and the
current is reduced due to trapping effects. However, for modeling purpose, it is advan-
tageous to investigate current collapse due to changes of the gate- and drain quiescent
voltages separately. To achieve this, the I-V characteristics have been measured for
different Vgsqwhile Vdsq was constant and vice versa.
In order to assure constant thermal conditions during the measurements, the quiescent
points of the current collapse measurements were chosen in a way, that no static current
flows. Beside the current degradation, a shift of the knee voltage was observed in case
of a drain lag-related current collapse. Compared to the case with Vdsq = 0, the current
degradation in case of a high Vdsq is significant if Vds < Vdsq and marginal if Vds > Vdsq.
This effect is a consequence of the asymmetry in trapping/detrapping processes of drain
lag with different trapping and detrapping time constants.
Charge carrier traps in different locations of the investigated devices lead to various
effects. These effects are categorized according to the locations of the traps.
Buffer Traps
 Gate lag with time constant in ms regime
 “Valley” in the 3D gm plot
 In the plot Ids over Vgsq, the reduction of Ids increases after Vgsq falls below VTO.
 Considerable dependency on temperature and illumination
 Drain lag
 Current collapse (Ids-degradation in case of a high Vdsq compared to the case of
Vdsq = 0)
Surface Traps
 Gate lag with time constant in µs regime
 No significant dependency on temperature and illumination
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Surface and Buffer traps
 Knee-walkout (especially if Vdsq is high and Vgsq < VTO)
In the next chapter, the modeling of trapping effects will be focused on.
Chapter 6.
Modeling of Memory Effects due to
Trapping and Simulation Results
Using standard device models e.g EEHEMT1 available in commercial design softwares,
the device behavior can be described accurately for high frequency operations. However,
the validity of the models does not cover the description for every operating condition.
Thus, the models must be enhanced with descriptions of additional effects like self-
heating, charge carrier trapping, gate drain break down, gate diode etc. which cannot be
characterized with acceptable efforts by standard I-V and S-parameter measurements.
After the measurement and characterization of the charge carrier trapping was discussed
in chapter 5, this chapter continues with the main part of the dissertation and focuses
on the modeling of memory effects on the device level caused by the charge carrier traps
in the device. The purposes of the trap-modeling are:
i). Description of the dependency of the channel current on the operating point due
to trapping effects
ii). Description of the dynamic behavior of the device in the frequency range of interest
According to ii), figure 6.1 displays the frequency range investigated for the device listed
in chapter 5. For device characterization in the frequency range from 1 GHz to 20 GHz,
S-parameters were measured using the pulsed modeling system. For lower frequencies,
the network analyser HP8753A with a frequency range from 300 kHz to 2 GHz was
used to measure the low frequency dispersion of the output impedance as described in
4.4.2. For the measurements of the effects at frequencies lower than 300 kHz, pulsed
time domain measurements were used. However, the minimum current measurement
time after the beginning of the pulse is limited to 1 µs by the system related overshoot
[51]. This defines the upper limit of the frequency range for the investigation of the
devices in time domain.
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Figure 6.1.: Frequency range of interest for a device used in UMTS-compatible power
amplifiers: In case of different equipment sets, the frequency ranges of the investigation
in frequency and time domain can be different.
6.1. Representation of Trapping Effects on the Device
Level
Several models of trapping effects have been introduced in the literature. Mainly, two
different strategies are used to model trapping effects. The first one is the modification
of the model equations. Filicori [81] introduced a dependency of the drain current on the
operating point in the function describing the drain current. Hereby, the drain current
is the sum of the DC-current and the additive terms caused by the alteration of the
gate voltage, drain voltage and channel temperature. Koh [71] assumed that thermal
and trapping effects modify the channel current in a multiplicative way and introduced
the factors fthermal =
Ids
Ids,isothermal
and ftrap =
Ids
Ids(Vgsq=0,Vdsq=0)
for the channel current due to
thermal and trapping effects respectively. The second strategy uses equivalent circuit
elements to describe the current degradation observed with current collapse measure-
ments and slow transient current responses observed in gate and drain lag measurements
[60, 67, 82, 83, 84, 85].
In this work, the second strategy was chosen. Compared to the first strategy, modifica-
tions of model equations are not required. Instead, a modification of the drain current due
to trapping effects can be achieved with additional sources. This allows straight-forward
parameter extractions of the core model using commercially available modeling tools.
Moreover, description of trapping effects is only required in case they affect the device
performance in the application directly. Thus, model components describing trapping
effects can be included into the model or left out if not necessary, which allows higher
flexibility compared to the first strategy.
Leoni [60] and Wang [82] used an additional voltage controlled current source for the
modification of the device channel current. However, since the controlled current source
is decoupled from the main device equations, this may lead to a negative current instead
of clipping at the pinch-off. A model with additional control voltages due to trapped
charge which modulates the external control voltage supplied to the gate port of the
device is physically more reasonable [67, 83, 84, 85]. With this kind of model, the control
voltage and thus the channel current are modified. Since the modified control voltage is
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passed to the core model equations, the pinch-off and the gate forward conduction are
also described well for the case with trapping effects. The change of the trap-related
control voltages due to an instantaneous bias-change occurs with delay, since the state
transitions of traps are time-delayed processes. Time constants of these delays can be
extracted from gate and drain lag measurements.
The virtual internal ports supplying the additional control voltages are referred to in the
literature [83, 86] as virtual gate in case of gate lag and self-backgate in case of drain lag.
Figure 6.2 depicts a GaN HEMT with the virtual gates caused by traps in the device.
AlGaN (barrier & spacer)
GaN buffer
GaN channel
Substrate (e.g. SiC)
DrainGateSource
due to surface traps
Virtual gate
Virtual back gate
due to buffer traps
Virtual back gate
due to substrate traps
Control voltages
Figure 6.2.: Virtual gates and control voltages due to trapped charges in various locations
of a GaN HEMT.
The time constants extracted from the gate- and drain lag measurements can be described
with RC circuits. Equivalent circuits describing gate and drain lag are added to the gate
and drain sides of the standard model respectively [85]. Figure 6.3 depicts an equivalent
circuit of an enhanced EEHEMT1-model with circuit elements describing gate and drain
lag effects.
The equivalent circuit describing the gate lag effect consists of a capacitance Cgl and
a resistance Rgl (see figure 6.3). For drain lag, the equivalent circuit is similar to a
Wheatstone-bridge circuit with two capacitances Cdb, C
′
bs (not identical with the para-
meter Cbs of the core-EEHEMT1 model) and two resistances R
′
db (not identical with the
parameter Rdb of the core-EEHEMT1 model) and Rbs in the periphery. The center path
consists of a diode Db and a resistance Rb in parallel which describe the asymetry in
trapping and detrapping time constants [67, 84]. The R and C elements are determined
by the time constants of gate lag (see equation 6.1) and trapping/detrapping processes
of drain lag (see equation 6.2 and 6.3)
τ gl = RglCgl (6.1)
τTrapdl = RDiodeCb (6.2)
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Figure 6.3.: Enhanced EEHEMT1 model with circuit elements describing gate and drain
lag effects (source [59]).
τDetrapdl = RbCb (6.3)
where the dynamic resistance of the diode RDiode is calculated to
RDiode =
kT
qeIDiode
(6.4)
and Cb is the sum of Cdb and C
′
bs
Cb = Cdb + C
′
bs. (6.5)
The control voltages Vgl, Vdl of gate lag and drain lag effects contribute to the entire
control voltage Vcon with the equation
Vcon = Vgs + βglVgl + βdlVdl. (6.6)
The parameters βgl and βdl are parameters which define the influence of the control
voltages Vgl and Vdl compared to the gate bias voltage Vgs. These parameters are
proportional to the distances of the virtual gate from the channel [84]. In case of drain
lag, the form of the transient current response is dependent on the factors αc and αr
where
αc =
Cdb
C ′bs + Cdb
and (6.7)
6.1. Representation of Trapping Effects on the Device Level 95
αr =
Rbs
Rbs +R
′
db
. (6.8)
In case of αc > αr, an overshoot is observed whereas a lag is observed for the case
αc < αr. In case αc = αr the current response is rectangular. Figure 6.4 displays the
shape of the current response of these cases due to the shape of the control voltage Vdl.
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Figure 6.4.: The form of controlling voltage Vdl and the corresponding drain current
response for the cases a) αc > αr, b) αc < αr and c) αc = αr.
In general, the resistance Rgl is fixed to a relatively large value of 100 kΩ to minimize
the influences of the capacitive elements Cgl on the input capacitances of the core model.
R′db, and Rbs are also fixed to a relatively large value in kΩ-regime so that these elements
do not lead to a significant change of the output impedance of the core model. Moreover,
the value of these resistances should be small compared to Rb, so that the detrapping
time constant is only dependent on this parameter. The capacitances Cdb, and C
′
bs are
set to be small so that they do not contribute to the output capacitance of the core
model. Table 6.1 shows a parameter set for the description of gate and drain lag of an
8x250 µm device.
Gate lag Drain lag
Cgl Rgl βgl C
′
bs Cdb Rbs R
′
db Rb Is,d βdl
22 fF 1 GΩ∗ 0.05 0.7 fF 0.3 fF 400 kΩ∗ 600 kΩ∗ 5 TΩ 8 fA 0.245
* The values marked were fixed. Other values were calculated using the measured time constants.
Table 6.1.: Model parameters for the description of trapping effects of an 8x250 µm
GaN-HEMT (source [59]).
In chapter 5, it was shown that there are at least two time constants for gate lag effects
in the µs and s regimes. Here, only the time constant in the µs regime is modelled since
the frequency corresponding to the time constant in s regime is far from the envelope
and carrier frequencies of UMTS applications in the spectrum. For the same reason only
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the time constants in the µs and ms regimes (for trapping and detrapping processes)
are modelled for drain lag. However, in case the description of the dynamic behavior at
lower frequencies is required, additional RC-circuits can be included into the model. The
parameters βgl and βdl are extracted from current collapse measurements (see section
5.3.5, chapter 5). These parameters describe the influence of the virtual gates due to
trapping effects on the device control voltage. In case of a large β, pulsed measurements
performed with different quiescent points show a large difference between the respective
I-V characteristics.
The drain lag circuit in figure 6.3 is conceived to describe the different time constants of
the trapping- and detrapping processes. However, the values of Cbs and Cdb in the drain
lag circuit must be small (fF) to prevent the output capacitance of the standard model
from being changed significantly. Thus, with τDetrapdl in the ms range, Rb is calculated
with equation 6.3 to a value in the TΩ range which is unrealistically high. In this case, the
backward resistance of the diode Db can be small compared to Rb, so that the detrapping
time constant is determined by this resistance instead of being described by Rb. Thus,
the drain lag circuit must be modified to avoid the mentioned problem. The modified
drain lag circuit is depicted in figure 6.5.
D
S
G
...
.
.
.
...
Modified drain lag circuit
Intrinsic device node B
node A
Vdl
Rtr
DB
C′
bs
CbvRb
Figure 6.5.: Modified drain lag circuit for more realistic value of Rb.
In the new drain lag circuit, the capacitance C′bs and the resistance Rb determine the
detrapping time constant. Compared to the drain lag circuit in figure 6.3, there is no
direct capacitive path to ground and Rb can have a value of a few MΩ to a few GΩ.
Also in case of charge capture (trapping) where the diode Db is forward-biased, RF short
is prevented by Rtr. Thus, output capacitance of the core-model is not affected by Cbs.
Drain lag shows a high-pass property allowing higher current at higher frequency. This
is obvious in time domain measurements as the current shows an overshoot during drain
voltage steps up (compare figure 6.4 a)). The capacitance Cbv is a virtual capacitance
which represents the upper frequency limit of the drain lag preventing the drain lag
circuit from influencing the S-parameters at higher frequency. The influence of the drain
lag trapping process will be shown later in section 6.6.
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The parameters of the modified drain lag circuit for the 8x250 GaN HEMT are listed in
table 6.2.
C′bs Cbv Rb Rtr Is,d βdl
300 pF 7 pF 400 kΩ 18.33 MΩ 8 fA 0.0267
Table 6.2.: Model parameters for the description of drain lag of the 8x250 µm GaN
HEMT with the modified drain lag circuit in figure 6.5.
6.2. Transient Simulations
Pulsed I-V and S-parameter measurements have been shown to be appropriate for de-
vice modeling for high frequency operation [50, 87]. Due to the short pulse width and
the small duty cycle, the measurements are considered isothermal. Different operating
voltages lead to different DC power dissipation and trap-filling conditions and thus, the
current available from the device varies. Therefore, if a pulsed measurement is performed
with the quiescent point equal to the operating point of the application, the measured
I-V characteristic reflects realistic currents available from the device under operating
conditions.
The minimum pulse width of the measurement system is limited by the system-related
overshoots of the measured current. For the pulsed modeling system HP 85124A-E56
used in this work, the minimum pulse width of approx. 2 µs (see figure 4.5) corresponds to
the frequency fpw =
1
2µs
= 500 kHz. Considering figure 6.1, it is obvious that the pulsed
I-V and S-parameter measurement cannot cover effects with a frequency smaller than
fpw. With this modeling strategy, the measured current in the pulsed I-V characteristic
is interpreted as DC by the model. Thus, models based on such measurements are not
able to describe the dynamic behavior in the frequency range lower than fpw.
Figure 6.6 depicts transient simulation results of the drain current while the gate voltage
is pulsed whereas the drain voltage is constant (a)) and vice versa (b)). The broken lines
are the simulation results with the enhanced model including gate and drain lag circuits
showing a slow current response due to gate and drain lags. The solid lines are the results
obtained with the standard EEHEMT1 model based on pulsed measurements with the
quiescent point set to the operating point. At the time 2 µs, which is the minimum current
measurement time of the pulsed modeling system used, the drain current is identical with
the simulations with the enhanced model. Thus, a simulated I-V characteristic with
pulsed voltage sources where the current is sampled at 2 µs agrees with the pulsed I-V
measurement. However, it is obvious that the transient simulations with the standard
EEHEMT1-model are not able to describe the delayed current response as observed in
gate and drain lag measurements. This confirms that for applications where the low
frequency dynamic behavior of the device needs to be described, an enhanced model
with the description of trapping effects must be used instead of a standard model.
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Figure 6.6.: a) Transient simulations with/without the gate lag circuit, b) Transient
simulations with/without the drain lag circuit.
The modeling approach with RC-elements and virtual control voltages discussed in sec-
tion 6.1 is appropriate for the modeling of a delayed current response observed in time
domain measurements. The virtual control voltages due to gate and drain lags and thus
the pulsed I-V characteristic are dependent on the operating point. However, this de-
pendency caused by the RC models is not able to describe the knee-walkout especially at
high Vgs zone of the I-V characteristic. To include this effect into the model, modification
of the core model is required. Below, the modification of the core model required for the
description of the knee-walkout will be discussed.
6.3. Pulsed I-V Simulations
Even in case the description of the low frequency dynamic is not required, devices with
trapping effects, especially with a knee-walkout (see section 5.1.5, chapter 5) lead to
problems in the parameter extraction of the core model since the standard model equa-
tions are not conceived to cover this effect. Figure 6.7 shows the measured and simulated
I-V characteristic of an 8x250 µm device. The model parameters used for the descrip-
tion were extracted with the modeling tool MDLGRED of the LINMIC design software
package. Especially the knees of the I-V curves at high Vgs are not well described by the
model.
In order to improve the model quality, the model equations must be modified for the de-
scription of the knee-walkout. To achieve this, the dependencies on Vgs and the quiescent
drain voltage Vdsq of the saturation voltage Vsat are added to the model. The saturation
voltage is then calculated to
Vsat = Vsat0 +NknVdsqe
Vgs/Vsat1. (6.9)
The additional parameters describing the knee walk out are
 Vsat0: saturation voltage for the case Vdsq = 0
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Without Vgs, Vdsq dependency of Vsat
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With Vgs, Vdsq dependency of Vsat (see eq. 6.9)
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Figure 6.7.: a) I-V fitting results without and b) with the description of the knee-walkout,
dots: pulsed measured from the quiescent point Vdsq = 20V, Vgsq = −2.8V (class AB),
lines: simulated. c), d) corresponding error plots.
 Vsat1: parameter which models the dependency of Vsat on Vgs
 Vdsq: quiescent drain voltage
 Nkn: parameter which models the dependency of Vsat on Vdsq
A simulation result based on an optimized EEHEMT1-model of an 8x250 µm GaN HEMT
including the modeling of the knee-walkout is depicted in figure 6.7 b). The parameters
describing the knee-walkout extracted for this device are Vsat0 = 2.75V, Vsat1 = 1.0V
and Nkn = 0.23. It is obvious that the accuracy of the model at the knee where Vgs is
high is improved compared to the result in figure 6.7 b). In figure 6.7 c) and d), relative
deviations without (c)) and with (d)) the modeling of the knee walkout are plotted
showing the improvement of the model quality especially in the knee region of the I-V
characteristic where Vgs is high.
In addition to the dependency of the saturation voltage Vsat on Vgs, the output conduc-
tance can be modified to achieve better fitting results. The output conductance KAPA
equipped with a Vdsq-dependency in this case is calculated to
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KAPA = NkapaVdsq +KAPA0. (6.10)
The parameters describing the dependency of the output conductance on the quiescent
drain voltage are:
 Nkapa : parameter which models the dependency of KAPA on Vdsq
 KAPA0: output conductance in case Vdsq = 0
For the pulsed-measured I-V characteristic in figure 6.7, these parameters are extracted
to Nkapa = 0.0003 and KAPA0=0.0348. However, this modification is only required in
case Ids measured with Vdsq 6= 0 deviates from the case with Vdsq = 0 in the trapping
region of the I-V characteristic (see figure 5.36, chapter 5).
Since Vsat is now dependent on the intrinsic gate voltage Vgs, the implementation of a
user defined model is inevitable. The design software ADS allows an implementation
of a user-defined model with the so-called SDD (symbolically defined device) element,
which is an N-port network with equations describing the relations between the port
currents and voltages as well as their derivatives. Figure 6.8 shows an EEHEMT1 model
with the modified knee voltage and the output conductance (see equations 6.9 and 6.10)
implemented with a SDD-element.
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Figure 6.8.: EEHEMT1 model with modified saturation voltage Vsat and output conduc-
tance KAPA implemented with a SDD-element in ADS.
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In order to simulate the I-V characteristics under the same conditions as the pulsed
measurements, transient simulations are performed with pulsed gate and drain supply
voltages similar to the supply voltages of the pulsed measurements. The currents are
sampled from the results of transient simulations at the time tidmin (see figure 4.5) which
is the measurement time of the drain current used in the pulsed measurement. By
sweeping Vgs and Vds, the simulated currents at the time t
id
min are combined to an I-V
characteristic. A comparison between the simulation and the measurement is shown in
figure 6.9. In the cases with Vgsq = −4V and Vdsq varied from 0 V (a)) over 10 V (b))
to 20 V (c)), the dependency of the I-V characteristics on Vdsq is well described. The
right column of figure 6.9 shows the dependency of Igs on Vgsq whereas Vdsq = 0V is
constant. For the cases with Vgsq = 0V (d)) and Vgsq = −1.5V (e)), the model describes
the dependency of the drain current on Vgsq well. For the case Vgsq = −3V (f)), the
simulated result deviates from the measured one due to buffer traps as described in
5.4. Since the quiescent point of this measurement is not typical for the power amplifier
application, no further modeling for this effect is covered here. However, with further
RC-elements describing the time constant of this trap source, this trapping effect can be
modelled if required.
In ideal case where both trapping and thermal effects are described accurately, the model
can describe the device performance for any operating point chosen. This flexibility is
not only beneficial for the device manufacturers and vendors since they can offer power
devices with a general-purpose model for any application, but also for the circuit designers
since the operating point of the application can change during the design process. In order
to determine an appropriate operating point, or the class of operation in case of power
amplifiers, the model must be equipped with the operating point dependency, so that
simulations with various operating points or classes can be performed with high accuracy.
With the model introduced in this work, simulations can be performed to predict the
device behavior e.g. available power of the device for the operations in class B, C and
AB where the static current is negligible. For simulations with a class A operating
point, a model of thermal effects is required in addition to the model of the trapping
effect since the static current flowing during the operation leads to power dissipation and
channel heating. With a thermal model similar to figure 4.13, the channel temperature
due to self-heating can be determined. However, the implementation of such a general
purpose model which can describe the device behavior under any operating conditions
is done with large or even unfeasible efforts. Thus, the strategy of device modeling with
trapping effects is to extract the model parameters from the pulsed measurement results
with the quiescent point set to the operating point of the application and add the low
frequency behavior to the model. However, it must also be assured that the additional
model elements for the description of the low frequency behavior do not affect the high
frequency behavior which is already well described by the standard model.
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Figure 6.9.: Measurements (crosses) and simulations with the enhanced EEHEMT1
model (lines) with modified saturation voltage Vsat. Left column: constant Vgsq and
varied Vdsq, right column: constant Vdsq and varied Vgsq.
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6.4. Temperature Dependency of Trapping Effects
The temperature dependency of the device parameters needs to be included in order to
describe dynamic thermal characteristics of the device. Moreover, since the trapping
time constants depend on the temperature, trapping parameters e.g. Cgl and Cbs are
also temperature-dependent. The temperature dependency of the gate lag time constant
in the µs-regime was shown to be non-significant (see figure 5.25), whereas the gate lag
time constant in s-regime is highly dependent on the temperature. The dependency of
this time constant is assumed to be linear and is determined by
τ
s
=
ϑ
°C
·Nϑ +
τϑ=0 °C
s
. (6.11)
This approximation is based on measurement results in the temperature range from
15 °C to 100 °C. ϑ is the channel-temperature. τϑ=0 °C is the nominal time constant
at 0 °C and Nϑ is the parameter that controls the temperature-dependency of the time
constant τ. For the 8x250 µm device, the parameters are extracted to Nϑ = −0.235 s
°C
and
τϑ=0 °C = 22.6 s. Analog, the temperature dependency can be added to the time constants
of the drain lag effect. The temperature dependency of the trapping time constant (charge
capture) can be implemented with the temperature dependency of the diode in the circuit
in figure 6.3. The temperature dependency of the detrapping (charge-emission), which
is assumed to be linear, can be determined with equation 6.11. The parameters for this
time constant of the 8x250 µm device are Nϑ = −0.098 s
°C
and τϑ=0 °C = 13.66 s. For the
scaling of the trapping model elements the resistances Rgl and Rb can be held constant
(e.g. 1 MΩ) whereas the temperature-dependency according equation 6.11 is added to
the capacitances Cgl and C
′
bs.
6.5. Power Sweep Simulations (Harmonic Balance)
Especially for power amplifier applications, the modeling of the knee at high Vgs is
important for accurate power simulations. Figure 6.10 a) depicts the results of power
sweep simulations with and without the description of the knee-walkout shown in figure
6.7. Also, a power sweep measurement was performed for a class AB operation with
identical settings as used in the simulations. The operating point was set to Vgs = −2.8V
and Vgs = 20V. The input power was swept and the output power was measured using a
power-meter. Compared to the case without the knee-walkout description, the simulated
result using the model with the knee-walkout shows an approx. 1.3 dBm lower saturated
power similar to the measured result. The result in a linear scale is shown in figure 6.10
b). The model without knee-walkout overestimates the saturated power by approx. 30%.
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Figure 6.10.: a) Power sweep simulations with the models from figure 6.8 and a one tone
(2 GHz) input excitation compared to the measurement results and b) results of the
power sweep plot from the figure above in linear scale.
6.6. S-Parameter Simulations
In the literature [60, 67, 82, 88], no S-parameter results can be found for device models in-
cluding the description of trapping effects. Since the core model parameters are extracted
by fitting the model equations to the measured S-parameters, the core model is able to
describe the device behavior in the measured frequency range. In case the frequency
is lower than the lowest measurable frequency, the model parameters cannot directly be
fitted with the measurement and thus, the simulations can deviate from the actual device
behavior in this frequency range. Assuming a pulse width of 2 µs for the pulsed I-V and
S-parameter measurement using a pulsed modeling system, the pulse width corresponds
to a frequency of 500 kHz. In case the model parameters are extracted using pulsed
measurement-data, the device behavior below this frequency is taken as DC-behavior
by the model. Since the standard EEHEMT1-Model is equipped with one dispersion
current source Idb and an RC-element consisting of Cbs and Rdb, the distinction is done
between virtual DC (here, at 2 µs pulse width) and AC behavior using two sets of drain
current equations. The parameters describing the DC-drain current are VTO, GAMMA,
GMMAX, KAPA, Peff and VDELT whereas their counterparts for the AC-drain current
are marked with the suffix “AC” (e.g VTOAC, GAMMAAC, etc.). The transition from
the DC- to the AC-parameter set is observed in the S22 plot as a kink with the corner
frequency fDisp =
1
2piRdbCbs
(see 4.4.2).
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Since the dispersions due to trapping effects are not covered by the standard EEHEMT1-
model in other frequency ranges with f < fDisp, model additions regarding figure 6.3 and
6.5 are included into the model to describe such dispersion effects. However, it must
be assured that the description of the RF-behavior is not significantly affected by these
model additions. Without the capacitance Cbv in figure 6.5, the feedback from the drain
voltage to the gate voltage takes effect not only at the frequency corresponding to the
drain lag time constants but also at higher frequencies. Thus, the high frequency behavior
of the device is distorted by the drain lag circuit in this case, though the drain lag is
well-defined in the time domain. Figure 6.11 shows S-parameter simulation results using
the model from figure 6.3 and the standard EEHEMT1-model. By comparing the results
using the models with and without the drain lag circuit, it can be observed that the
S-parameters results which were optimized for best agreement with the measurements
are distorted by the drain lag circuit.
Bias point: Vgs = −1.5V, Vds = 15V, frequency range: 10 kHz-20 GHz
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Figure 6.11.: Measured (points) and simulated (lines) S-Parameters of the 8x250 µm
GaN-HEMT. The solid lines show simulated results with the model including drain lag
circuit in figure 6.3 whereas the broken lines show the results without drain lag circuit.
By including Cbv into the model in figure 6.5, the effect of the drain lag circuit is sup-
pressed at high frequencies by Cbv. At high frequencies the virtual backgate voltage
Vdl disappears as the conductance between the nodes A and B in figure 6.5 increases.
Figure 6.12 depicts the S-parameter measurements and simulations of three bias points
along the load line of a power amplifier application. The difference between the models
with and without description of trapping effects is obvious especially for S12 and S22 in
the low frequency range. This is reasonable, since the model with the description of
trapping effects reflects the low frequency behavior of the device whereas the standard
model attempts to describe the device behavior under AC- and DC-condition. Here, the
“DC-condition”means the condition below the frequency, which corresponds to the pulse
width of the pulsed I-V measurement. At high frequencies the effect of the drain lag
circuit is suppressed by Cbv leading to a good agreement among the simulations with
and without the drain lag circuit and the measurements.
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Bias point 1: Vgs = 0.5V, Vds = 5V, frequency range: 10 kHz-20 GHz
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Bias point 2: Vgs = −1.5V, Vds = 15V, frequency range: 10 kHz-20 GHz
 0
 1
 1  0  1
 1
S11 (measured)
S22 (measured)
 0
 1
 1  0  1
 1
S12 (measured)
S21 (measured)
Bias point 3: Vgs = −2.5V, Vds = 24V, frequency range: 10 kHz-20 GHz
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Figure 6.12.: Measured (points) and simulated (lines) S-Parameters of the 8x250 µm
GaN-HEMT. The solid lines show the simulated results taking into account the trapping
effects whereas the broken lines show the results without the trapping model.
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6.7. Envelope Simulations
The dispersion of the device output conductance due to charge carrier traps arises at
relatively low frequencies compared to the carrier frequency of RF-applications. How-
ever, modern communication systems use spectrum-efficient, sophisticated modulation
schemes e.g. QPSK (quadrature phase shift keying) and QAM (quadrature amplitude
modulation) which modulate the carrier signal with the base band digital signal. Con-
sidering the time domain waveform of such communication signals, the baseband signal
forms the low frequency envelope of the modulated signal. For example, the WCDMA
standard uses a 1-2 GHz carrier signal modulated by a 3.84 MHz signal envelope. Though
the carrier signal is not distorted by the trap-related dispersion, this effect can lead to
distortion of the base band envelope signal. Thus, these low frequency anomalies must
be described accurately by the device model.
Once the model is provided, simulations can be performed to calculate the device perfor-
mance. Harmonic balance is a classical nonlinear frequency domain simulation used for
the calculation of intermodulation distortions and frequency conversion caused by two or
more independent excitations. Such a calculation is significant for designs of power am-
plifiers, mixers, multipliers, and all other applications where nonlinearities play a major
role. However, since harmonic balance is a nonlinear steady state simulation with a fixed
operating point, it is not an appropriate simulation method for communication signals
with nonconstant envelope where the power level of the baseband signal varies with time.
Theoretically, a transient (time domain) simulation can be performed to calculate the
performance of a communication system with a nonconstant-envelope modulation tech-
nique. Nevertheless, considering a UMTS carrier frequency of 2 GHz, it is obvious that
an extremely small time step is required for a transient simulation. Therefore, transient
simulations are very time- and memory-consuming. To reduce simulation efforts regard-
ing time and memory, so-called envelope-simulation is implemented in commercial circuit
design tools [89, 90]. In the time domain, the information of interest is in the baseband,
whereas in the frequency domain all tones of the excitation and their harmonics must
be taken into account for the calculation of frequency conversion and intermodulation
distortion. An envelope simulation combines the transient simulation of the base band
envelope and the harmonic balance simulation taking into account excitation tones of
the carrier and their harmonics. The base band signal is sampled whereas the harmonic
balance of the carrier is performed simultaneously for each envelope sample [91]. This
simulation method is widely used to calculate the specifications of communication sys-
tems with nonconstant-envelope modulation techniques e.g. ACPR (adjacent channel
power ratio) and EVM (error vector magnitude) .
In the literature [11, 28, 92], the spectral forms of power amplifier output signals are
shown for the cases with and without memory effects. For the case with the memory
effect and thus the dynamic nonlinearity the form of spectral regrowth is concave with
the bandwidth enlargement factor of five to seven. The wideband distortion complicates
the predistortion technique for improved linearity (see figure 3.4, chapter 3). To inves-
tigate the spectral regrowth of a device with memory effects, envelope simulations were
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performed with models of the 8x250 µm device. The simulations were performed with
following setting:
 Chip-rate = 3.84 MHz
 Carrier frequency = 2 GHz
 Average power of the signal = 25 dBm
 Sampling rate = 10 samples per bit
 Number of symbols = 128
The simulations were performed with 1 mH, 1µH and 100 nH choke-inductances of the
input and output bias networks. The corner frequency fDisp of the dispersion (kink of
S22) was set to 200 kHz, 20 MHz and 2 GHz respectively by varying the value of Cbs
in the model whose parameters were extracted from a pulsed measurement with the
quiescent point Vgsq = −2.8V, Vdsq = 20V (class AB operating point). The simulation
results are shown in the left column of figure 6.13 where the plots of the output spectrum
are smoothed for better visibility of the spectral form. With a 1 mH choke inductance,
the output spectra with different corner frequencies of dispersion fDisp show considerable
differences. The case with the corner frequency of 2 GHz shows the largest spectral
regrowth and bandwidth enlargement in a concave form. The spectral regrowth became
less critical as the corner frequency was reduced to 20 MHz and 200 kHz, respectively.
This trend is also observed for the case Lchoke = 1µH. However, in case Lchoke = 100 nH
, the spectral forms with fDisp = 200 kHz and 20MHz do not differ whereas the case with
fDisp = 2GHz does not match with the first two cases. The explanation of this behavior
is the large time constant caused by the choke inductances. In case of a large LChoke,
this inductance forms high parallel impedances to ground even at a low frequency. In
case of a small LChoke the low frequency part of the signal is shorted to ground by the
choke inductance. The simulation results make clear that the memory effects of a power
amplifier are not only caused by the memory effect on the device level due to the charge
carrier traps1, but also by the memory effects of the external circuit elements e.g. bias
circuits and matching networks with long time constants [93]. Moreover, in a PA with
a high power level, the self-heating is also a possible memory-source which affects the
spectral form [94]. Thus, the spectral form of the output signal is determined by the
constellation of all memory effects on the device as well as on the circuit level.
To investigate the influence of the gate and drain lag on the spectral form, simulations
were performed with and without the gate and drain lag circuits which can be included
into or removed from the device model. The dispersion frequency was set constant at
20 MHz as extracted from the measured S22 plot whereas the value of input and output
choke inductances were varied from 100 nH over 1 µH to 1 mH. The simulation results
are depicted in the right column of figure 6.13. The simulated spectral forms with and
1The effects of charge carrier traps include the kink in S22-plot, gate lag, drain lag, etc. which can have
time constants in different dimensions from a few ns to minutes
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Choke inductance: Lchoke = 100 nH
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Figure 6.13.: Left column: output spectral forms with varied choke inductances and
corner frequency of the dispersion; right column: with gate and drain lag effects turned
on and off and a constant corner frequency of the dispersion fDisp = 20MHz.
without gate and drain lag circuits show a non-significant difference even in case of
LChoke = 1mH. The simulation results show that the influences of the gate and drain
lag effects on the spectral form of the output signal are not significant compared to the
influence of the low frequency dispersion which is the dominating memory effect on the
device level regarding the spectral regrowth for UMTS-applications.
For a simple linearization with the digital predistortion technique, the output spectrum
needs to be optimized for a small bandwidth enlargement factor and large ACPR. Re-
garding the results in figure 6.13, these can be achieved by:
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i). using a device with small dispersion-frequency (fDisp)
ii). using small choke inductances.
However, simulations with the same model as in figure 6.13 and a dispersion frequency
lower than 200 kHz show that a further reduction of fDisp does not lead to a reduced
bandwidth enlargement factor. For further reduction of the bandwidth enlargement
factor, a power device without distinct frequency dispersion in the frequency range of
the signal envelope is required. Considering I-V characteristics of such an ideal device
in the DC and AC cases, no significant current difference should be observed along the
load line of the power amplifier. For the devices investigated in this work, this condition
is given in the case where the quiescent drain voltage of the pulsed measurement is set
to 0 V. Figure 6.14 shows the simulated I-V characteristics for DC (solid lines) and AC
(dotted lines) using two different device models, namely:
 Model A: model parameters were extracted from pulsed measurements with the
quiescent points Vgsq = −4V, Vdsq = 0V
 Model B: model parameters were extracted from pulsed measurements with the
quiescent points Vgsq = −2.8V, Vdsq = 20V (class AB operating point).
The result simulated with model A is shown in figure 6.14 a), whereas the result simulated
with model B is shown in figure 6.14 b).
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Figure 6.14.: a) I-V characteristics simulated with model A and b) characteristics simu-
lated with model B.
The simulations of the I-V characteristics in the AC case were done by setting the device
model parameters describing the drain current for the DC case VTO, GAMMA, GM-
MAX, KAPA, DELTGM, VDELT equal to their counterparts of the AC case VTOAC,
GAMMAAC, GMMAXAC, KAPAAC, DELTGMAC, VDELTAC.
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Especially along the amplifier load line, the current in the DC case does not differ signif-
icantly from the AC case in the in figure 6.14 a). In contrary, the current in the AC case
is about 10% lower than in the DC case at the knee region of the characteristic in figure
6.14 b). This degradation of the drain current in AC case compared to the DC case is
referred to as RF-walkout [72]. To investigate the difference between the two models in
the frequency domain, S-parameter simulations were performed. Polar plots of S22 in the
frequency range from 10 kHz to 1 GHz simulated with model A (solid line) and model
B (broken line) are depicted in figure 6.15. It can be recognized that the kink in the
S22-plot is more distinct for the case with model B accounting for a larger dispersion
effect of this model compared to model A.
Bias point: Vgs = −1.5V, Vds = 15V
A
B
 1
 1  0  1
 1
 0
S22
10 kHz
1GHz
Figure 6.15.: Simulated S22 in the frequency range 10 kHz-1 GHz with model A (solid
line) and model B (broken line).
To investigate the spectral form in an ideal case with insignificant low frequency dis-
persion, envelope simulations similar to figure 6.13 were performed with the models A
and B. The dispersion frequency was set constant at 20 MHz and the choke inductance
was varied from 100 nH over 1 µH to 1 mH. The simulation results are shown in figure
6.16. With model A the bandwidth enlargement is much smaller than with model B. The
form of the spectral regrowth in the adjacent band is convex and the bandwidth enlarge-
ment factor is approx. three compared to the case with model B where the enlargement
factor is about five to seven. The ACPR is also lower in the case of model A without
RF-walkout since the spectral regrowth is caused by the static nonlinearity only. In
contrary, device model B contains the memory-effects causing the dynamic nonlinearity
and the additional spectral regrowth whose form is concave. From the results of the I-V,
S-parameters and the envelope simulations, it has been shown that it is beneficial for
a simple linearization with digital predistortion to use a power device with insignificant
low frequency dispersion and thus no RF-walkout.
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Figure 6.16.: Output spectral forms with and without the RF-walkout. In contrast to
model A, model B has a large difference between DC and AC characteristics and hence
an RF-walkout.
6.8. Chapter 6 Conclusions
The standard EEHEMT1 model is widely used to describe a HEMT device behavior
for RF and MW applications. The model parameters are extracted from the measured
S-parameter and the I-V characteristics of the device. The standard model is proven to
describe the device behavior accurately in case of negligible self-heating and trapping
effects. In this case, pulsed measurements are performed to characterize the device
behavior without thermal and low frequency trapping effects. By setting the quiescent
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point of the pulsed measurements to the operating point of the application, the device
characterization is done under realistic operating condition. However, for communication
applications, the trapping effects causing low frequency anomalies can lead to a distortion
of the signal envelope.
The transition between DC and AC behavior can be partly measured in frequency
range using a network analyser with the range of measurement down to kHz regime.
A kink in the S22-plot shows the dispersion effect which can be described by the stan-
dard EEHEMT1-model with RC elements and a dispersion current source. The device
behavior at lower frequencies can only be measured in the time domain and is not de-
scribed by the standard model. Using the pulsed measurements of the I-V characteristics
with varied quiescent points, the degree of trapping effects can be determined whereas
gate and drain lag measurements are performed to determine the time constants. With
this information, gate lag and drain lag are modeled as virtual gates formed by trapped
charge which modulate the controlling voltage at the actual gate port. The model of
gate and drain lag consists of RC-circuits which describe the time constants of these
effects and the factors βGL and βDL which determine how much the virtual gate voltages
contribute to the controlling voltage. Scaling rules regarding the channel temperature
can be derived from the measurements at various temperatures and added to the model
equations. In this work, gate lag and drain lag circuits were implemented separately
from the standard core model enabling an uncomplicated activation and deactivation of
these additional modules. Effects with long time constants lead to current collapse and
knee walkout which reduce the dynamic range and thus the output power. Moreover, the
long time constants can cause a distortion of the baseband envelope signal which leads
to spectral regrowth with concave form due to the dynamic nonlinearity. As described
in 2.5.2, this nonlinearity complicates the linearization with predistortion techniques.
In the case where gate and drain lag descriptions are not required, parameter extraction
based on pulsed measurement with the quiescent point equal to the operating point is
widely used to describe the device behavior under realistic operating conditions. The
operating point of power effective amplifier classes e.g. AB is located in the area with
high Vds which leads to knee walkout. Since this effect is not described by the standard
model, the model quality can be unsatisfying with large discrepancies between the mea-
surement and the simulation. In this work, a description of the knee walkout is introduced
by including the dependencies of the saturation voltage Vsat on Vgs and the quiescent
drain voltage Vdsq in the model equations. This requires a modification of the standard
EEHEMT1-model which is implemented in this work with the user defined model. With
the description of the knee walkout, simulation results show improved agreement with
the measurement of the I-V characteristic. Also for the power sweep plot, the simulation
with the knee walkout description shows an improved agreement with the measurement.
In the last section of this chapter, the results of envelope simulations have been shown
for various combinations of LChoke, fDispersion , activated and deactivated gate and drain
lag circuits. The results lead to the conclusion that the spectral regrowth with a concave
form is caused by both the device-level- and the circuit-level memory-effects. Especially
the dispersion in form of a kink in the S22-plot and the long time constants caused by
the bias networks can considerably affect the spectral form. Moreover, in a PA with a
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high power level, the self-heating is also a possible memory-source which can affect the
spectral form. The spectral regrowth and the bandwidth enlargement are dependent on
the constellation of these memory-effects. Gate lag and drain lag are trapping effects
whose frequencies are lower than the corner frequency of the S22-kink. These kinds of
trapping effects cause the dependency of the drain current and device dynamic range on
the operating point. However, simulation results have shown that their influence on the
spectral form are not significant since their frequencies are much lower than the frequency
of the signal envelope and the carrier frequency.
For the linearization with digital predistortion, it is beneficial to have a small bandwidth
enlargement factor. This is given in case of memoryless nonlinearity which leads to spec-
tral regrowth in a convex form. Memory-related nonlinearities cause spectral regrowth
of a concave form with a high bandwidth enlargement factor (5–7) which complicates
digital predistortion. To assure a small bandwidth enlargement factor, it is required that
small choke inductances are used for the circuit design. On the device-level, a memory-
less power devices should be used. The degree of the memory effects in a device can be
determined by the measurements of S-parameters and I-V characteristics. Considering
S22 of a memoryless device, no significant kink should be observed. Moreover, the I-V
characteristics of the DC and AC case should not differ considerably.
Chapter 7.
Summary and Overall Conclusions
Compared to GSM, the data-rate of the UMTS-standard is considerably raised to fa-
cilitate mobile broadband applications. At the same time, more stringent specifications
are required for both the mobile phones and the network infrastructure especially the
mobile base stations. The power amplifier is the most critical element in a mobile base
station consuming the largest fraction of power. Therefore, it must be designed carefully
for high efficiency and high linearity.
With novel communication standards introduced, not only the mobile phones, but also
the base stations must be able to cope with multiple communication standards, since the
predecessor standards e.g. GSM cannot be replaced by a new one over night. Considering
the global market, even more standards exist due to the local communication regulation
and specific needs. The concept of a multiband multistandard base station aims at a
single base station design, which can be reconfigured to operate with different standards.
With this base station concept, mass production at low cost is possible and the mainte-
nance is more simple due to the small product-spectrum. In a reconfigurable base station,
the matching networks of the power amplifier must also be reconfigurable. Beside a high
output power, the power device for a reconfigurable power amplifier must provide a high
output impedance for a simple matching structure without internal frequency limitations
e.g. prematching or low pass. A low Q factor is required for large bandwidth capability
in order to cope with the frequencies of all standards whereas high gain is needed to
reduce the number of amplifier stages which must be reconfigured. Since conventional
LDMOS-devices for base station applications are not able to cope with these special re-
quirements of the reconfigurable concept, alternative power devices must be used for this
application. Wide-bandgap semiconductors e.g. SiC and GaN are promising materials
for future power devices. The highest potential for base station applications is provided
by GaN HEMTs. These devices provide superior power density, high output impedance
as well as high frequency, high temperature and high operating voltage capability. The
first commercial high performance GaN HEMTs showing promising performance and re-
liability have been already reported. Also for applications with a higher frequency of
operation, where GaAs-based devices are used at the moment, GaN-based devices can
offer a superior performance. Although the wafer price in US-$/mm2 of GaN is higher
than of Si and GaAs, the price per a generated Watt of power (W/mm2) is lower with
GaN. It is expected that GaN-based devices will be the key power devices for future
communication, high frequency and high power applications.
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However, compared to mature GaAs-based devices, there are still challenges in the GaN
process technology concerning reliability and trapping effects which can substantially
affect the device performance. Memory effects are well-known phenomena caused by the
capture and emission of charge carriers in traps located in the 2DEG/substrate interface,
in the substrate and in the gate-drain region of the surface. One typical consequence of
the trapping effects is the drain current degradation known in the literature as current
collapse which limits the RF active load line and thus the dynamic power level. Moreover,
the knee voltage Vsat at high Vgs is shifted to higher Vds values (knee-walkout) causing
further reduction of the device dynamic range and the dynamic power level. In the
frequency domain, trapping effects cause dispersions of the output conductance whereas,
in the time-domain, they lead to a slow current response . These low frequency anomalies
are referred to as memory effects which express the dependency of device behavior on
its previous state. Memory effects in the device can severely affect the performance
of communication systems by generating dynamic nonlinearities observed as a concave
spectral spectral regrowth. In this case, the bandwidth enlarged by a factor of five to
seven seriously complicates the linearization with the predistortion technique since a high
sample rate of the DAC-elements is required.
In this work, a large signal modeling of GaN HEMTs taking into account the memory
effects caused by the charge carrier trapping was developed based on the standard Ag-
ilent’s EEHEMT1 model. Effects which are not characterized by the standard model
were measured and investigated. From these measurements, additional parameters have
been extracted and integrated into the model. Details and results of this modeling strat-
egy were published by the Chair of Electromagnetic Theory, RWTH Aachen University
[12, 13, 14]. For the characterization of the charge carrier trapping, it must be assured
that the effects related to the changes of gate- and drain voltages are measured sepa-
rately and that the isothermal condition is given during the measurements to exclude
thermal effects from the measurement results. Moreover, measurements have been per-
formed with different device sizes and chuck temperatures to investigate the scaling rules
of trapping effects regarding device size and temperature. Time constants of gate- and
drain lag were measured while the current was kept small to minimize the thermal ef-
fect. To investigate the dependency of the current on the operating point, pulsed I-V
characteristics were measured with varied quiescent points. Due to different trap origins
in the device, several time constants of trapping effects have been observed. The effect
with the smallest time constant has been measured in the frequency-domain showing
a kink in the S22-plot with a corner frequency in the MHz regime. The time constant
corresponding to the corner frequency can be modelled with an RC-circuit at the drain
side of the standard EEHEMT1 model. Since the lower frequency limit of the network
analyser used in this work is 300 kHz, larger time constants must be measured in the
time-domain with gate- and drain lag measurements. Using gate- and drain lag mea-
surements in combination with pulsed I-V measurements with varied quiescent points,
parameters describing gate- and drain lag can be extracted. Both equivalent circuits de-
scribing gate- and drain lag are based on two RC-circuits flanged at the gate- and drain
sides of the core EEHEMT1-model. With these circuits, the virtual control voltages in
addition to the gate voltage due to gate- and drain lag are generated. In case the de-
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scription of gate- and drain lag is not required, the RC-circuits can simply be removed
from the model. In this case, parameter extraction of the standard model can be done
using pulsed measurement data with the quiescent point set to the operating point of the
application in order to model the device behavior under a realistic operating condition.
However, knee walkout leads to an inaccuracy of the model especially at the knee region
of the I-V characteristic since the standard model equations do not include this effect.
In order to describe the knee-walkout for an improved model quality, dependencies on
Vgs and Vdsq (quiescent drain voltage) were added to the parameter Vsat. The imple-
mentation has been done with the user-defined model using a SDD element in ADS. The
simulation results showed an improved agreement with the measured I-V characteristics
and the power sweep plots. Transient simulation results using the enhanced EEHEMT1-
model showed a correct device behavior in the time-domain. Scaling rules of the time
constants due to the charge carrier trapping regarding the device temperature have been
introduced. However, measurement results have shown that the dependency of the trap-
ping/detrapping time constants on the device gate width was not well defined. Thus,
gate- and drain lag time constants were assumed gate width-independent. S-parameter
simulations using the model including the description of gate- and drain lag have been
shown in this work for the first time. By adding a parallel capacitance, it can be achieved
that the gate- and drain lag circuits only take effect in the frequency range corresponding
to their time constants and thus do not distort the S-parameters at higher frequencies.
For power amplifiers in UMTS base stations, the low frequency anomalies including low
frequency dispersion, gate- and drain lag lead to the memory effect and dynamic non-
linearities. Envelope simulations were performed with and without gate- and drain lag
circuits and varied corner frequency of the low frequency dispersion. The simulation
results showed a spectral regrowth in concave form as reported in some literature. Con-
sidering the signal envelope, it is obvious that the simulation results with the gate- and
drain lag circuits are not distorted significantly compared to the results with the standard
EEHEMT1 model. Therefore, the slow current responses observed in gate- and drain lag
measurements are not responsible for the bandwidth enlargement. The major reason
of such a concave spectral regrowth is the low frequency dispersion in the MHz regime
which is near to the envelope frequency of the UMTS-signal. By varying the corner fre-
quency of the low frequency dispersion, it was shown that the bandwidth enlargement is
small in case of a small corner frequency. The ideal case without the dispersion was sim-
ulated with the model whose parameters were extracted from the pulsed measurements
with the drain quiescent point Vdsq = 0. In this case, the spectral form shows a convex
spectral regrowth with a bandwidth enlargement factor of three which is an evidence of
the memoryless nonlinearity dominated by IMD3. Power devices with this property are
desirable for the reconfigurable power amplifier application since the DAC element in the
predistortion block can be simple.
However, further simulation results with varied choke inductances show that the spectral
regrowth is also dependent on the external circuit elements causing the memory-effects
on the circuit level. It has been shown that in case of high choke inductances, the noise
floor is higher and the bandwidth enlargement is more critical than in a case with small
choke inductances. A further source of the memory-effects is the self-heating of the
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power device which has to be thoroughly managed. In a power amplifier, the spectral
form of the output signal is determined by the constellation of the device low frequency
anomalies due to trapping effects and self-heating as well as the external memory sources
e.g bias networks. To optimize the spectral form and to minimize the spectral regrowth,
the external circuit elements can be tuned whereas the intrinsic memory in the device is
unchangeable. Thus, it is necessary to choose a power device without trapping-effects in
the frequency range near to the signal envelope.
Appendix A.
EEHEMT Nonlinear Model Parameters
(Source: [52])
Parameters Description Unit
VDSO Output voltage where VDS dependence of the
transconductance disappears from equations
V
VGO G-S voltage where transconductance becomes
maximum
V
VCH G-S voltage above which D-S current is no longer
sensitive to GAMMA
V
VSAT Parameter to describe D-S current saturation V
VCO G-S voltage where transconductance compression
begins for VDS = VDSO
V
VBA Parameter, characterising the shape of the
transconductance compression tail
V
VBC Transconductance roll-off to tail-off transition
voltage
V
ALPHA Transconductance saturation to compression
parameter
V
MU Parameter that adds VDS dependence to the
transconductance compression onset
-
VTO Zero-bias threshold (DC) V
GAMMA Parameter that adds VDS dependence (DC) 1/V
GMMAX Peak transconductance (DC) S
KAPA Output conductance (DC) S
PEff Parameter to model channel to backside
self-heating (DC)
W
DELTGM Slope of transconductance compression
characteristic (DC)
S/V
VTOAC Zero-bias threshold (AC) V
GAMMAAC Parameter that adds VDS dependence (AC) 1/V
GMMAXAC Peak transconductance (AC) S
KAPAAC Output conductance (AC) S
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Parameters Description Unit
PEffAC Parameter to model channel to backside
self-heating (AC)
W
DELTGMAC Slope of transconductance compression
characteristic (AC)
S/V
IS G-S junction reverse saturation current A
N G-S junction ideality factor -
KBK Breakdown current coefficient at threshold,
breakdown current at threshold:
IBR = KBK ·V
NBR
BR
-
VBR G-D voltage where reverse breakdown source
begins conducting
V
NBR Breakdown current exponent -
IDSOC Maximum open channel D-S current A
C11THC Minimum input capacitance for VDS = VDSO F
C11O Maximum input capacitance for VDS = VDSO F
VINFL Inflection point with respect to VGS in input
capacitance
V
DELTDS Parameter describing linear region to saturation
region transition in gate charge model
V
DELTGS Parameter characterising the shape of the input
capacitance
V
LAMBDA Parameter that adds VDS dependence of the
input capacitance
1/V
C12SAT Saturation input transcapacitance F
CGDSAT Saturation G-D capacitance F
CDSO Output capacitance F
RDB Dispersion source output resistance Ω
CBS Dispersion source trapping-state capacitance F
GDBM Conductance of additional dispersion source at
VDS = VDSM
S
KDB Parameter that controls VDS dependence of
additional dispersion source
-
VDSM Threshold voltage of additional dispersion source V
TAU Delay time of gate transit s
RIS Source end channel resistance Ω
RID Drain end channel resistance Ω
RG Gate contact resistance Ω
RD Drain contact resistance Ω
RS Source contact resistance Ω
LG Parasitic gate metallization- and bonding
inductance
H
LD Parasitic drain metallization- and bonding
inductance
H
LS Parasitic source metallization- and bonding
inductance
H
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Parameters Description Unit
CPG Parasitic capacitance of gate pad (package) F
CPD Parasitic capacitance of drain pad (package) F
NGF Number of gate finger of the extracted device -
UGW Unit gate width of extracted device µm
TNOM or Vth Nominal temperature thermal voltage:
Vth = k ·TNOM/e
K or V
Appendix B.
EEHEMT Nonlinear Model Equations
(Source: [52])
IDS-Equations
IDS(VGS , VDS) =
I ′DS
1 + (I ′DSVDS)/PEff
with
I ′DS = (IDSO − IDSV ) · (1 +KAPA ·VDS) · tanh
(
3VDS
VSAT
)
and
IDSO =


0
GMMAX
2
[
VT−VGO
pi
sin
(
VX−VGO−VCH
VT O−VGO
pi
)
+ VX − VTO + VCH
]
GMMAX · [VX − 0.5(VGO + VTO) + VCH ]
for VGS < VT
for VT < VGS < VG
for VGS > VG
where
VT =
VT O−VCH
1+GAMMA · (VDSO−VDS)
VG =
VGO−VCH
1+GAMMA · (VDSO−VDS)
VX = (VGS − VCH) · [1 +GAMMA · (VDSO − VDS)
IDSV denotes the current attributed to transconductance compression and is calculated as
IDSV (VGS , VDS) =


DELTGM ·


VGS−VC
2 ·
√
ALPHA2 + (VGS − VC)2 −ALPHA · (VGS − VC)
+ALPHA2 · ln
(
(VGS−VC)+
√
ALPHA2+(VGS−VC)2
ALPHA
)


for VC ≤ VGS ≤ VB
a
1+b
[
(VGS − VA)b+1 − V b+1BA
]
+GMMAX · (VGS − VB)
+IDSV (VB , VDS) for VGS > VB
.
(Remark: for the case VGS > VB and b=-1, the L’Hospital rule can be applied to the expression above.)
with
VC = VCO +MU · (VDSO − VDS), VB = VC + VBC and VA = VB − VBA
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where
a =
DELTGM ·
[√
ALPHA2 + V 2BC −ALPHA
]
−GMMAX
V bBA
and
b =
DELTGM ·VBA ·VBC/
√
ALPHA2 + V 2BC
DELTGM ·
[√
ALPHA2 + V 2BC −ALPHA
]
−GMMAX
.
To prevent the transconductance from becoming negative at high G–S bias voltage, the parameter
DELTGM is restricted during the parameter extraction:
DELTGM <
GMMAX√
ALPHA2 + V 2BC −ALPHA
.
Dispersion Current Source
IDB(VGS , VDS) = I
AC
DS (VGS , VDS)− IDS(VGS , VDS) + I0DB(VDS)
where IACDS is the drain current under AC condition where f > fDispersion. In general the equations of
IACDS are the same as that of IDS with the exception that the parameters VTO, GAMMA, GMMAX,
KAPA, PEff and DELTGM are substituted by VTOAC, GAMMAAC, GMMAXAC, KAPAAC, PEffAC
and DELTGMAC. The transition frequency fDisp is determined by fDisp =
1
2piCBSRDB
. The term I0DB is
introduced to achieve better AC output conductance fit and is only dependent on VDS.
I0DB(VDS) =


√
GDBM
KDB
arctan((VDS − VDSM )
√
GDBM ·KDB)
+GDBM ·VDSM
GDBM ·VDS
√
GDBM
KDB
arctan((VDS − VDSM )
√
GDBM ·KDB)
−GDBM ·VDSM
for (VDS > VDSM)
∧(KDB 6= 0)
for (−VDSM ≤ VDS ≤ VDSM)
∨(KDB = 0)
for (VDS < −VDSM)
∧(KDB 6= 0)
Gate Forward Conduction (Gate Diode)
IGS(VGS) = IS ·
(
exp
(
VGS
N ·VT
)
− 1
)
Reverse Breakdown
IGD(VGS , VDS) =


−KBK ·
(
1− IDS(VGS ,VDS)
IDSOC
)
· (−VGD − VBR)NBR
0
for VGD ≤ (−VBR)
for VGD > (−VBR)
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Gate Charge Model
With the derivatives of the gate charge, the bias-dependent capacitances of the small signal model can
be fitted.
QG(VJ , VO) =
[
C11O−C11T H
2 ·
{
VJ − VINFL + DELTGS3 ln(cosh
(
3
DELTGS
· (VJ − VINFL)
)
)
}
+ C11TH · (VJ − VINFL)] · (1 + LAMBDA · (VO − VDSO))− C12SAT ·VO
with
VJ (VGS′ , VDS) = 0.5 ·
(
2VGS′ − VDS +
√
V 2DS +DELTDS
2
)
VO(VDS) =
√
V 2DS +DELTDS
2.
The gate charge is partitioned into two charge sources QGS and QGD. The equations for these charge
sources are
QGS(VGS′ , VGD′) = [QG(VJ (VGS′ , VGS′ − VGD′), VO(VGS′ − VGD′))− CGDSAT ·VGD′ ] · f1
+CGDSAT ·VGS′ · f2
QGD(VGS′ , VGD′) = [QG(VJ (VGS′ , VGS′ − VGD′), VO(VGS′ − VGD′))− CGDSAT ·VGS′ ] · f2
+CGDSAT ·VGD′ · f1
with the smoothing factors f1 and f2 defined by
f1 = 0.5 ·
(
1 + tanh
(
3
DELTDS
· (VGS′ − VGD′)
))
f2 = 0.5 ·
(
1− tanh ( 3
DELTDS
· (VGS′ − VGD′)
))
.
From the expressions of the charge sources, the capacitances can be calculated with
CGS = ∂QGS/∂VGS′ and CGD = ∂QGD/∂VGD′
and the transcapacitances with
∂CGS/∂VGD′ and ∂CGD/∂VGS′
are derived by ordinary differential calculus.
Geometric Scaling Relations
Following scaling factors are defined
sf = (UGWnew ·NGFnew)/ (UGW ·NGF )
sfg = (UGW ·NGFnew)/ (UGWnew ·NGF ) .
For the simulated device (superscript new) the device parameters are scaled as
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RnewIS = RIS/sf IDSOC
new = IDSOC · sf
RnewID = RID/sf R
new
G = RG/sf
GMMAXnew = GMMAX · sf RnewD = RD/sf
GMMAXACnew = GMMAXAC · sf RnewS = RS/sf
DELTGMnew = DELTGM · sf LnewG = LG/sf
PnewEff = PEff · sf L
new
D = LD/sf
PnewEffAC = PEffAC · sf L
new
S = LS/sf
RnewDB = RDB/sf C
new
BS = CBS · sf
GDBMnew = GDBM · sf Cnew11O = C11O · sf
KDBnew = KDB/sf Cnew11TH = C11TH · sf
KBKnew = KBK · sf Cnew12SAT = C12SAT · sf
InewS = IS · sf C
new
GDSAT = CGDSAT · sf
CnewDSO = CDSO · sf
Appendix C.
EEHEMT Model Parameters of the
8x250 µm GaN HEMT
Model A (modified from the 8x250 µm model in [58], see Chapter 6): The parameters
of this model are extracted from the pulsed measurement results with the quiescent point
Vdsq = 0V, Vgsq = −4V.
Parameter Value Unit Parameter Value Unit
VDSO 5.30678 V C11O 4.20309e-12 F
VGO -2.09703 V VINFL -2.6465 V
VCH 0.448 V DELTDS 2.0487 V
VSAT 2.74918 V DELTGS 1.94525 V
VCO -0.707924 V LAMBDA 0.000567509 1/V
VBA 0.251874 V C12SAT 2.90765e-013 F
VBC 0.105855 V CGDSAT 1.54352e-013 F
ALPHA 0.0136731 V CDSO 4.74981e-013 F
MU 0.0780651 - RDB 100000 Ω
VTO -3.39433 V CBS 6.44352e-14 F
GAMMA -7.75734e-6 1/V GDBM 0.00212196 S
GMMAX 0.408887 S KDB 0.002 -
KAPA 0.0348297 S VDSM 4 V
PEff 6446.06 W TAU 1.28814e-12 s
DELTGM 0.510916 S/V RIS 2.31172e-005 Ω
VTOAC -3.37716 V RID 0.000312111 Ω
GAMMAAC -3.87866e-5 1/V RG 1.84574 Ω
GMMAXAC 0.425714 S RD 1.01693 Ω
KAPAAC 0.0344717 S RS 0.403276 Ω
PEffAC 1011.86 W LG 4.197e-11 H
DELTGMAC 0.182243 S/V LD 4.20455e-11 H
IS 1.08e-6 A LS 7.6458e-13 H
N 5.33 - CPG 1.82924e-13 F
KBK 1 - CPD 2.37324e-13 F
VBR 70 V NGF 8 -
NBR 2 - UGW 250 µm
IDSOC 1.63908 A TNOM 298 K
C11TH 1.04819e-12 F
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Model B (modified from the 8x250 µm model in [58], see Chapter 6): The parameters
of this model are extracted from the pulsed measurement results with the quiescent point
Vdsq = 20V, Vgsq = −2.8V.
Parameter Value Unit Parameter Value Unit
VDSO 16.2793 V C11O 3.52774e-12 F
VGO -1.88329 V VINFL -2.8036 V
VCH 5.43914 V DELTDS 3.15929 V
VSAT 2.26634 V DELTGS 7.35315 V
VCO 0.25608 V LAMBDA 0.00783425 1/V
VBA 0.484526 V C12SAT 2.46867e-13 F
VBC 0.548051 V CGDSAT 1.23089e-13 F
ALPHA 0.0390018 V CDSO 4.82352e-13 F
MU 0.372826 - RDB 100000 Ω
VTO -3.67187 V CBS 6.44352e-14 F
GAMMA 0.00320428 1/V GDBM 0.0002 S
GMMAX 0.367158 S KDB 0.002 -
KAPA 0.0142235 S VDSM 0.2 V
PEff 158.069 W TAU 1.92938e-12 s
DELTGM 0.0438683 S/V RIS 1e-6 Ω
VTOAC -3.59486 V RID 1e-6 Ω
GAMMAAC 0.00265879 1/V RG 1.56497 Ω
GMMAXAC 0.301338 S RD 2.56563 Ω
KAPAAC 0.029863 S RS 1.00753e-13 Ω
PEffAC 1032.68 W LG 4.85268e-11 H
DELTGMAC 0.0132481 S/V LD 2.40035e-11 H
IS 1.08e-6 A LS 1.64768e-12 H
N 5.33 - CPG 2.24335e-13 F
KBK 1 - CPD 3.15658e-13 F
VBR 70 V NGF 8 -
NBR 2 - UGW 250 µm
IDSOC 1.63908 A TNOM 298 K
C11THC 1.97233e-13 F
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